PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:

(11) International Publication Number:

WO 00/45333

G06N 3/063

A1

(43) International Publication Date:

3 August 2000 (03.08.00)

(21) International Application Number:

PCT/GB00/00277

(22) International Filing Date:

1 February 2000 (01.02.00)

(30) Priority Data:

9902115.6

1 February 1999 (01.02.99) GB

(71) Applicant (for all designated States except US): AXEON LIMITED [GB/GB]; Davidson House, Aberdeen Science & Technology Park, Campus 1, Bridge of Don, Aberdeen AB22 8GT (GB).

(72) Inventor; and

- (75) Inventor/Applicant (for US only): LIGHTOWLER, Neil [GB/GB]; Davidson House, Aberdeen Science & Technology Park, Campus 1, Bridge of Don, Aberdeen AB22 8GT (GB).
- (74) Agent: MURGITROYD & COMPANY; 373 Scotland Street, Glasgow G5 8QA (GB).


(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: NEURAL PROCESSING ELEMENT FOR USE IN A NEURAL NETWORK



(57) Abstract

A neural processing element for use in a modular neural network is provided. One embodiment provides a neural network comprising an array of autonomous modules (300). The modules (300) can be arranged in a variety of configurations to form neural networks with various topologies, for example, with a hierarchical modular structure. Each module (300) contains sufficient neurons (100) to enable it to do useful work as a stand alone system, with the advantage that many modules (300) can be connected together to create a wide variety of configurations and network sizes. This modular approach results in a scaleable system that meets increased workload with an increase in parallelism and thereby avoids the usually extensive increases in training times associated with unitary implementations.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	СH	Ghana	MG	Madagascar	T.J	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Treland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JР	Japan	NE	Niger	VN	Vict Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
СН	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
Cl	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portuga!		
CU	Cuba	ΚZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	u	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

1	"Neural Processing Element for use in a Neural Network"
2	
3	The present invention relates to a neural processing
4	element for use in a neural network (NN). Particularly,
5	but not exclusively, the invention relates to a
6	scalable implementation of a modular NN and a method of
7	training thereof. More particularly, a hardware
8	implementation of a scalable modular NN is provided.
9	
10	Artificial Neural Networks (ANNs) are parallel
11	information processing systems, whose parallelism is
12	dependent not only on the underlying
13	architecture/technology but also the algorithm and
14	sometimes on the intended application itself.
15	
16	When implementing ANNs in hardware difficulties are
17	encountered as network size increases. The underlying
18	reasons for this are silicon area, pin out
19	considerations and inter-processor communications. One
20	aspect of the invention seeks to provide a scalable ANN
21	device comprising a modular system implemented on a
22	chip which seeks to mitigate or obviate the
23	difficulties encountered as the required network size
24	on the device increases. By utilising a modular
25	approach towards implementation, it is possible to
26	adopt a partitioning strategy to overcome the usual

-

limitations on scalability. Only a small number of 1 neurons are required for a single module and separate 2 modules can be implemented on separate devices. 3 5 For example, in a digital environment, two factors that can limit the scalability of a neural network are the 6 requirements for implementing digital multipliers and 7 the storage of reference vector values. 8 9 Scalable systems are difficult to implement because of 10 the communications overheads that increase 11 proportionately to the network size. The invention 12 seeks to mitigate this problem by providing a fine 13 grain implementation of an neural network in which each 14 neuron is mapped to a separate processing element, and 15 in which the multiplier unit of Kohonen's original 16 Self-Organising Map (SOM) algorithm (Tuevo Kohonen, 17 18 Self-Organising Maps, Springer series in information sciences, Springer-Verlag, Germany, 1995) is replaced 19 by an arithmetic shifter, thus reducing the resources 20 required. Other algorithms that can provide a scalable 21 implementation could however be used, in particular 22 algorithms that can form topological maps of their 23 24 input space. 25 Each module of the invention is a self-contained neural 26 network, however the network can be expanded by adding 27 modules according to a predetermined structure. 28 Lateral expansion is thus catered for. The map 29 structure is in one embodiment of the invention 30 31 hierarchical, which enable large input vectors to be

3

catered for without significantly increasing the system 1 training time. 2 3 The processing elements, i.e., the neurons, of the 4 invention perform two functions, calculating a distance 5 according to a suitable metric, for example, a 6 Manhattan distance, and also updating the reference 7 vectors. The reference vectors are updated serially, 8 however, the distance vectors are calculated in 9 parallel, and arbitration logic, for example, a binary 10 tree, is provided to ensure that only a single 11 processing element can output data at any one time. 12 13 One embodiment of the invention seeks to obviate 14 problems known in the art to be associated with the 15 expandability of neural networks implemented in 16 hardware by providing a hardware implementation of a 17 modular ANN with fine grain parallelism in which a 18 single processing element performs the functionality of 19 a single neuron. Each processing element is implemented 20 as a single neuron, each neuron being implemented as 21 Reduced Instruction Set Computer processors optimised 22 for neural processing. 23 24 Global information, i.e., data required by all neurons 25 on the device, is held centrally by the module 26 controller. Local information, i.e. the data required 27 by the individual neurons, is held in registers forming 28 part of each neuron. Parallelism is maximised by each 29 neuron performing system computation so that individual 30 neurons identify for themselves when they are in the 31

32

current neighbourhood.

4 1 Each neuron has its own reference vector against which 2 input vectors are measured. When an input vector is 3 presented to the neural network, it is passed to all 4 neurons constituting the network. All neurons then 5 proceed calculate the distance between the input vector 6 and the reference vector, using a distance metric. It 7 is a feature of the invention that the distance metric 8 can be determined using an adder/subtractor unit, for 9 example, the Manhattan distance metric. 10 11 When all neurons in the network have determined their 12 respective distances they communicate via lateral 13 connections with each other to determine which amongst 14 them has the minimum distance between its reference 15 vector and the current input; i.e., which is the 16 'winner', or active neuron. 17 18 The Modular Map implementation of the invention thus 19 20 maintains strong local connections, but determination of the 'winner' is achieved without the communications 21 overhead suggested by Kohonen's original algorithm. 22 All neurons constituting the network are used in the 23 calculations to determine the active neuron and the 24 25 workload is spread among the network as a result. 26 27 During the training phase of operation all neurons in the immediate vicinity of the active neuron update 28 their reference vectors to bring them closer to the 29 current input. The size of this neighbourhood changes 30 throughout the training phase, initially being very 31

large and finally being restricted to the active neuron

5

itself. The Modular Map approach of the invention 1 utilises Manhattan distance to measure the 2 neighbourhood, which results in a diamond shape 3 4 neighbourhood. 5 The invention incorporates a mechanism to enable the 6 multiplication of the metric distances by fractional 7 8 values representing the proportion of the distance between the input and reference vectors. 9 10 fractional values are determined by a gain factor $\alpha(t)$, which is restricted to discrete values, for example, 11 negative powers of two. $\alpha(t)$ is used to update the 12 13 reference vector values, and by restricting $\alpha(t)$, the required multiplication can be implemented by an 14 arithmetic shifter, which is considerably less 15 expensive in terms of hardware resources than a full 16 multiplier unit. 17 18 A fully digital ANN hardware implementation known in 19 the art was proposed by Ruping et al. This system 20 21 comprises 16 devices, each device implementing 25 neurons as separate processing elements. Network size 22 23 can be increased by using several devices. However, these devices only contain neurons; there is no local 24 25 control for the neurons on a device. An external 26 controller is required to interface with these devices and control the actions of their constituent neurons. 27 Consequently, the devices are not autonomous, which can 28 be contrasted with the Modular Map NN device of the 29 30 invention. 31

T	The invention seeks to provide a modular map
2	implementation in which each module contains sufficient
3	neurons to enable it to do useful work as a stand alone
4	system, with the advantage that many modules can be
5	connected together to create a wide variety of
6	configurations and network sizes. This modular
7	approach results in a scaleable system that meets
8	increased workload with an increase in parallelism and
9	thereby avoids the usually extensive increases in
LO	training times associated with unitary implementations.
l 1	
12	STATEMENTS OF INVENTION.
L3	
14	According to one aspect of the invention, there is
L5	provided a neural processing element for use in a
16	neural network, the processing element comprising:
L7	arithmetic logic means;
18	an arithmetic shifter mechanism;
L9	data multiplexing means;
20	memory means;
21	data input means including at least one input
22	port;
23	data output means including at least one output
24	port; and
25	control logic means.
26	
27	Preferably, each neural processing element is a single
28	neuron in a neural network.
29	
30	Preferably, the processing element further includes a
31	data bit-size indicator means. Preferably, the data
32	bit-size indicator means enables operations on

7

different bit-size data values to be executed using the 1 2 same instruction set. 3 Preferably, the processing element further includes at 4 least one register means. Preferably, said register 5 means operates on different bit-size data in accordance 6 with said data bit-size indicator means. 7 8 According to a second aspect of the invention, a neural 9 network controller is provided for controlling the 10 operation of at least one processing element according 11 to the first aspect of the invention, the controller 12 comprising: 13 control logic means; 14 data input means including at least one input 15 16 port; data output means including at least one output 17 18 port; data multiplexing means; 19 20 memory means; an address map; and 21 at least one handshake mechanism. 22 23 24 Preferably, the memory means includes programmable 25 memory means. 26 Preferably, the memory means includes buffer memory 27 associated with said data input means and/or said data 28 29 output means. 30 According to a third aspect of the invention, a neural 31 network module is provided, the module comprising an 32

8 array of processing elements according to the first 1 2 aspect of the invention and at least one module controller according to the second aspect of the 3 invention. 4 5 Preferably, the number of processing elements in the 6 7 array is a power of two. 8 According to a fifth aspect of the invention, a modular 9 neural network is provided comprising either one module 10 according to the third aspect of the invention or at 11 12 least two neuron modules according to the third aspect 13 of the invention coupled together. 14 The neuron modules may be coupled in a lateral 15 16 expansion mode and/or a hierarchical mode. 17 Preferably, the network includes synchronisation means 18 to facilitate data input to the network. Preferably, 19 20 the synchronisation means enables data to be input only once when the modules are coupled in a hierarchical 21 mode. The synchronisation means may include the use of 22 a two-line handshake mechanism. 23 24 According to a fifth aspect of the invention, a neural 25 network device is provided, the device comprising an 26 array of neural processing elements according to the 27 first aspect of the invention implemented on the neural 28

network device with at least one module controller

according to the second aspect of the invention.

30 31

Preferably, the device is a field programmable gate 1 2 array (FPGA) device. 3 Alternatively, the device may be a full-custom very 4 large scale integration (VLSI) device, a semi-custom 5 VLSI device, or an application specific integrated 6 circuit (ASIC) device. 7 8 9 According to a sixth aspect of the invention, a method 10 of training a neural network is provided, the method 11 comprising the steps of: providing a network of neurons, wherein each 12 neuron is reads an input vector applied to the input of 13 the neural network; 14 enabling each neuron to calculate its distance 15 between the input vector and a reference vector 16 according to a predetermined distance metric, wherein 17 the neuron with the minimum distance between its 18 reference vector and the current input becomes an 19 20 active neuron; outputting the location of the active neuron; and 21 updating the reference vectors for all neurons 22 located within a neighbourhood around the active 23 24 neuron. 25 Preferably, the predetermined distance metric is the 26 Manhattan distance metric. 27 28 29 Preferably, each neuron of the neural array updates its 30 reference vector if it is located within a step-31 function neighbourhood.

10

More preferably, the step-function neighbourhood is a 1 square function neighbourhood rotated by 45°. 2 3 One preferred embodiment of the invention provides a 4 parallel computer system on a device, e.g., a chip, 5 6 which has the additional capability of being used as a building block to create more powerful and complex 7 computing systems. In this embodiment, the Modular Map 8 is implemented as a programmable Single Instruction 9 stream Multiple Data stream (SIMD) array of processors, 10 its architecture can be optimised for the 11 implementation of Artificial Neural Networks by 12 modifying the known SOM ANN algorithm to replace its 13 14 multiplier unit with an arithmetic shifter unit. 15 The preferred embodiment of the invention the Modular 16 17 Map incorporates 256 individual processing elements per module providing a parallel ANN implementation. A 18 programmable SIMD array enables the Modular Map device 19 20 to be used to implement other parallel processing tasks in addition to neural networks. On-chip learning is 21 supported to allow rapid training and continuous 22 adaptation is available to enable good classification 23 rates to be maintained for temporal data variations 24 25 that would otherwise require the network to be The Modular Map can be adapted and has no 26 retrained. predetermined limit for the maximum input vector size 27 28 or network size. This facilitates the application of Modular Maps to problems previously regarded as too 29 30 complex for solution by existing ANN implementations. The Modular system can be reconfigured and existing 31 configurations saved and restored when required to 32

11

maximise flexibility and allow for part trained or 1 fully trained networks to be utilised, which enables 2 3 training time to be saved. 4 5 This enables the Modular Map to be incorporated into electronic systems to provide solutions for real time 6 problem domains, for example, signal processing (for 7 example in telecommunications, especially mobile 8 communications), intelligent sensors, condition 9 monitoring, and robotics. 10 11 In another preferred embodiment of the invention, the 12 13 Modular Map can be used as part of a traditional computer system to provide an ANN engine or parallel 14 co-processor. This enable such systems to be more 15 16 efficient when addressing problems such as time series forecasting, combinatorial optimisation, data mining, 17 speech processing and image recognition. 18 19 Each module has a network training time which can be 20 optimised for real-time situations so that output can 21 be known within, for example, 3.5 µseconds. In one 22 embodiment, the modular map device has 256 separate 23 neurons and is capable of running at 50 MHz. 24 module maintains an average propagation delay of less 25 26 than 3.5 µseconds by providing a performance of 1.2 GCPS and 0.675 GCUPS, i.e., a training time of less 27 28 than one second can be provided for individual modules 29 In some embodiments of the invention, the modular maps 30 31 can be configured as stand alone maps, see Fig. 5, i.e., a module can be configured as a one or two 32

12
1 dimensional network. In other embodiments of the

- 2 invention, the Modular Map system has been designed to
- 3 allow expansion by connecting modules together to cater
- 4 for changes in network size and/or input vector size,
- 5 and to enable the creation of novel neural network
- 6 configurations. For example, when the Modular Maps are
- 7 connected in a modular lateral topology (see Fig. 6),
- 8 each module receives the same input vector. This can
- 9 be contrasted with a hierarchical modular topology (see
- 10 Fig. 7), in which it is possible to accept input
- 11 vectors which are larger than the maximum input of each
- 12 Modular Map.

13

- 14 Embodiments of the present invention shall now be
- 15 described, with reference to the accompanying drawings
- 16 in which:-

17

- 18 Fig. 1a is a unit circle for a Euclidean distance
- 19 metric;

20

- 21 Fig. 1b is a unit circle for a Manhattan distance
- 22 metric;

23

- 24 Fig. 2 is a graph of gain factor against training
- 25 time;

26

- Fig. 3 is a diagram showing neighbourhood
- 28 function;

29

- 30 Figs 4a-c are examples used to illustrate an
- 31 elastic net principle;

WO 00/45333	PCT/GB00/00277
-------------	----------------

	13
ı	Fig. 5 is a schematic diagram of a single Modular
2	Map;
3	
4	Fig. 6 is a schematic diagram of laterally
5	combined Maps;
6	
7	Fig. 7 is a schematic diagram of hierarchically
8	combined Maps;
9	
10	Fig. 8 is a scatter graph showing input data
11	supplied to the network of Fig. 7;
12	
13	Fig. 9 is a Voronoi diagram of a module in an
14	input layer I of Fig. 7;
15	
16	Fig. 10 is a diagram of input layer activation
17	regions for a level 2 module with 8 inputs;
18	
19	Fig. 11A is a schematic diagram of a Reduced
20	Instruction Set Computer (RISC) neuron according
21	to an embodiment of the invention;
22	
23	Fig. 11B is another schematic diagram of a neuron
24	according to an embodiment of the invention;
25	
26	Fig. 11C is a RISC processor implementation of a
27	neuron according to the embodiment illustrated in
28	Fig. 11B;
29	
30	Fig. 12 is a schematic diagram of a module
31	controller system;
32	

1	Fig. 13 is a state diagram for a three-line
2	handshake mechanism;
3	
4	Fig. 14 is a flowchart showing the main processes
5	involved in training a neural network;
6	
7	Fig. 15 is a graph of activations against training
8	steps for a typical neural net;
9	
10	Fig. 16 is a graph of training time against
11	network size using 16 and 99 element reference
12	vectors;
13	
14	Fig. 17 is a log-linear plot of relative training
15	times for different implementation strategies for
16	a fixed input vector size of 128 elements;
17	
18	Fig. 18 is example greyscale representation of the
19	range of images for a single subject used in a
20	human face recognition application;
21	
22	Fig. 19a is an example activation pattern created
23	by the same class of data for a modular map shown
24	in Fig. 23;
25	
26	Fig. 19b is an example activation pattern created
27	by the same class of data for a 256 neuron self-
28	organising map (SOM);
29	
30	Fig. 20 is a schematic diagram of a modular map
31	(configuration 1);
32	

WO 00/45333

PCT/GB00/00277.

15

1 Fig. 21 is a schematic diagram of a modular map

2

Fig. 22 is a schematic diagram of a modular map (configuration 3);

(configuration 2);

6

Fig. 23 is a schematic diagram of a modular map (configuration 4);

9

Figs 24a to 24e are average time domain signals for a 10kN, 20kN, 30kN, 40kN and blind ground anchorage pre-stress level tests, respectively;

13

Figs. 25a to 25e are average power spectrum for the time domain signals in Figs 24a to 24e respectively;

17

Fig. 26 is an activation map for a SOM trained with the ground anchorage power spectra of Figs 20 25a to 25e;

21

Fig. 27 is a schematic diagram of a modular map (configuration 5);

24

Fig. 28 is the activation map for module 0 in Fig.

26 27;

27

Fig. 29 is the activation map for module 1 in Fig.

29 27;

30

Fig. 30 is the activation map for module 2 in Fig.

32 27;

1	
2	Fig. 31 is the activation map for module 3 in Fig.
3	27; and
4	
5	Fig. 32 is the activation map for an output module
6	(module 4) in Fig. 27.
7	
8	Referring to Fig. 11 of the drawings, the structure of
9	an individual neural processing element 100 for use in
10	a neural network according to one embodiment of the
11	invention is illustrated. In this embodiment of the
12	invention, the neural processing element 100 is an
13	individual neuron. The neuron 100 is implemented as a
14	RISC processor optimised for ANNs type applications.
15	Each Modular Map consists of several such neurons
16	networked together to form a neural array.
17	
18	The Neuron
19	In the array, each neuron 100 has a set of virtual co-
20	ordinates associated with it, e.g. Cartesian co-
21	ordinates. Assuming a two-dimensional index for
22	simplicity, the basic operation of a modular map can be
23	considered as follows:
24	mn v m
25	The multidimensional Euclidean input space \Re^n , where \Re
26	covers the range (0, 255) and (0 < $n \le 16$), is mapped
27	to a two dimensional output space \Re^2 (where the upper
28	limit on \Re is variable between 8 and 255) by way of a
29	non-linear projection of the probability density
30	function. (Obviously, other suitably dimensioned output
31	spaces can be used depending on the required
32	application, e.g., 3-D, \Re^3 .)

1

2 An input vector $x = [\xi_1, \xi_2, \ldots, \xi_n] \in \Re^n$ is presented

3 to all neurons 100 in the network. Each neuron 100 in

4 the network has a reference vector $m_i = [\mu_{i1}, \mu_{i2}, \dots,$

5 μ_{in}] $\in \Re^n$ where μ_{ij} are scalar weights, i is the neuron

6 index and j the vector element index.

7

8 All neurons 100 simultaneously calculate the distance

9 between their reference vectors and the current input

vector. The neuron with minimum distance between its

11 reference vector and the current input (i.e. greatest

12 similarity) becomes the active neuron 100a (see, for

example, Fig. 3). A variety of distance metrics can

be used as a measure of similarity, for example, the

15 family of Minkowski metrics, in which the distance

between two points a and b is given by

17

18
$$L_p = (|a-b|^p + |a-b|^p)^{1/p}$$

19

20 and in which, for example, Euclidean distance is the L_2

21 metric (see Fig. 1a for example), and Manhattan

distance is the L_1 metric (see Fig. 1b for example).

23

24 In Fig. 1a, the unit circle is projected according to a

25 Euclidean distance metric, whereas Fig. 1b illustrates

26 the unit circle of Fig. 1a projected according to a

27 Manhattan metric.

28

29 In the Manhattan Metric, the active neuron 100a is

30 given by $\sum_{j=0}^{n} |\xi_{j} - \mu_{cj}| = min \left\{ \sum_{j=0}^{n} |\xi_{j} - \mu_{ij}| \right\}_{i=1}^{k}$

18

where k = network size.

2

3 By associating a 2-D Cartesian co-ordinate with each

4 neuron, a 2-D output space \Re^2 is created, where the

5 upper limit on R can vary between 8 and 255. This thus

6 maps the original n-dimensional input to the 2-D output

7 space by way of a non-linear projection of the

8 probability density function.

9

10 The 2-D Cartesian co-ordinates of the active neuron

11 100a are then used as output from the modular map. The

12 distance between the reference vector of the active

13 neuron 100a and the current input (the activation

value) can also be stored in suitable memory means to

15 be made available when required by an application. For

16 example, during network training, the activation value

may be made available before the reference vector

18 values are updated.

19

20 During training, after the active neuron 100a has been

21 identified, reference vectors are updated to bring them

22 closer to the current input vector. A reference vector

is changed by an amount determined by its distance from

24 the input vector and the current gain factor $\alpha(t)$. In

a network of neurons, all neurons 100b within the

26 neighbourhood of the active neuron 100a (shown

27 schematically in Fig. 3) update their reference

28 vectors, otherwise no changes are made. The updated

29 reference vectors m_i(t+1) are given by:-

30

31
$$m_i(t+1) = m_i(t) + \alpha(t)[x(t) - m_i(t)]$$
 if $i \in N_c$ (t)

19

1 and

2

$$3 m_i(t+1) = m_i(t) if i \notin N_c (t)$$

4

where $N_c(t)$ is the current neighbourhood and t = 0, 1,

6 2...

7

8 One embodiment of the invention uses a square, step

9 function neighbourhood defined by the Manhattan

10 distance metric which is used by individual neurons 100

to determine if they are in the current neighbourhood

when given the index of the active neuron 100a(see Fig.

13 3). Fig. 3 is a diagram showing the neighbourhood

14 function 102 when a square, step function neighbourhood

is used. By adopting a square, step function

16 neighbourhood and rotating it through 45 degrees so

17 that it adopts the configuration shown in Fig. 3, it has

18 been found that the Modular Map neural network has

19 similar characteristics to the Kohonen SOM and gives

20 comparable results when evaluated.

21

22 Both the gain factor and neighbourhood size decrease

23 with time from their original start-up values

24 throughout the training process. Due to implementation

25 considerations these parameters are constrained to a

26 range of discreet values rather than the continuum

27 suggested by Kohonen. However, the algorithms are

28 chosen to calculate values for gain and neighbourhood

29 size which facilitate convergence of reference vectors

in line with Kohonen's original algorithm.

20

The gain factor $\alpha(t)$ used is restricted to discrete 1 values, for example, fractional values such as negative 2 powers of two, to simplify implementation. Fig. 2 is a 3 graph of gain factor $\alpha(t)$ against training time when 4 the gain factor $\alpha(t)$ is restricted to negative powers 5 By restricting the gain factor $\alpha(t)$ in this 6 way it is possible to use a bit shift operation for 7 multiplication rather than a hardware multiplier which 8 would require more resources and increase the 9 complexity of the implementation. 10 11 In the embodiment of the invention illustrated in Fig. 12 11, the neural processing element is a single neuron 13 100 implemented as a RISC processor. The neuron 100 14 includes arithmetic logic means, for example, an 15 arithmetic logic unit (ALU) including an adder/ 16 subtractor 50, a shifter mechanism 52, memory means, 17 data multiplexing means 115,125,135, control logic 54, 18 data input means 110, data output means 120, and a set 19 of registers 56, 58a, 58b,130. 20 21 Further illustrations of a neuron 100, are provided by 22 Fig. 11B, and Fig. 11C. Figure 11B is a schematic 23 diagram of the neuron, and Fig. 3 illustrates the 24 layout of the neuron shown schematically in Fig.11B 25 when implemented as a RISC processor. 26 27 Referring back to Fig. 11, the ALU is the main 28 computational component and utilises the arithmetic 29 shifter mechanism 52 to perform all multiplication-type 30 functions (i.e., those functions which, if the 31

21

Euclidean metric were used, would require a multiplier 1 2 unit when implementing an SOM-type network). 3 4 All registers 58a, 58b, 56, 130 in the neuron are individually addressable as 8 or 12 bit registers 5 6 although individual bits are not directly accessible. 7 8 Instructions are received by the neuron 100 from a 9 module controller via input means 110 (e.g. an input port) and local control logic 54 interprets these 10 instructions and co-ordinates the operations of the 11 12 neuron 100. 13 The adder/subtractor unit of the ALU 50 is the main 14 15 computational element within the neuron. The neuron is 16 capable of performing both 8 bit and 12 bit arithmetic. In order to avoid variable execution times for the 17 different calculations to be performed a 12 bit 18 adder/subtractor unit is preferable. It is possible for 19 20 a 4 bit adder/subtractor unit or an 8 bit 21 adder/subtractor unit to be used in alternative embodiments to do both the 8 bit and 12 bit arithmetic. 22 23 However, the execution times for different sizes of 24 data are considerably different if a 12 bit adder/subtractor unit is not used. If a 12 bit 25 adder/subtractor unit is used, a conventional Carry 26 27 Lookahead Adder (CLA) can be utilised which requires 28 approximately 160 logic gates, which produces a 29 propagation delay equal to the delay of 10 logic gates.

WO 00/45333

PCT/GB00/00277.

22 In this embodiment of the invention, the ALU design has 1 a register-memory architecture, and arithmetic 2 operations are allowed directly on register values. 3 In Fig. 11, the ALU adder/subtractor 50 is directly 4 associated with two registers 56, and 58a and also with 5 two flags, a zero flag, which is set when the result of 6 an arithmetic operation is zero, and a negative flag, 7 which is set when the result is negative. 8 9 The registers 56, 58a associated with the ALU are both 10 12 bit; a first register 56 is situated at the ALU 11 output; a second register 58a is situated at one of the 12 ALU inputs. The first register 56 at the output from 13 the ALU adder/subtractor 50 is used to buffer data 14 until it is ready to be stored. Only a single 12 bit 15 register 58a is required at the input to the ALU 50 as 16 part of an approach that allows the length of 17 instructions to be kept to a minimum. 18 19 In this embodiment of the invention, the instruction 20 length used for a neuron 100 is too small to include an 21 operation and the addresses of two operands in a single 22 instruction. The second register 58a at one of the ALU 23 inputs is used to store the first datum for use in any 24 following arithmetic operations. The address of the 25 next operand can be provided with the operator code 26 and, consequently, the second datum can be accessed 27 directly from memory. 28 29 30

The arithmetic shifter mechanism 52 is required during the update phase of operation (described in more detail 31 later herein) to multiply the difference between input 32

23

and reference vector elements by the gain factor value 1 $\alpha(t)$. 2 3 In this embodiment of the invention, the gain factor 4 a(t) is restricted to a predetermined number of 5 discrete values. For example, negative powers of two, 6 in which case four gain values (i.e. 0.5, 0.25, 0.125 7 and 0.0625) may be used and the shifter mechanism 52 is 8 required to shift right by 0, 1, 2, 3 and 4 bits to 9 perform the required multiplication. 10 11 The arithmetic shifter mechanism 52 is of a 12 conventional type which can be implemented using flip 13 flops, and requires less resources which would be 14 required to implement a full multiplier unit. For the 15 bit shift approach to work correctly, weight values 16 (i.e., reference vector values) are required to have as 17 many additional bits as there are bit shift operations 18 (i.e. given that a weight value is 8 bits, when 4 bit 19 shifts are allowed, 12 bits need to be used for the 20 weight value). The additional bits store the 21 fractional part of weight values and are only used 22 during the update operation to ensure convergence is 23 possible; there is no requirement to use this 24 fractional part of weight values while determining 25 Manhattan distance. 26 27 In this embodiment, the arithmetic shifter 52 is 28 positioned in the data stream between the output of the 29 ALU and its input register 58a, but is only active when 30 the gain value is greater than zero. This limits the 31 number of separate instructions required by using gain 32

24

factor values supplied by the system controller at the 1 start of the update phase of operations. 2 factor values can then be reset to zero at the end of 3 this operational phase. 4 5 According to this embodiment of the invention, each 6 RISC neuron 100 holds 280 bits of data, but in other 7 embodiments of the invention the number of bits of data 8 9 held may be different. Sufficient memory means must however, be provided in all embodiments to enable the 10 system to operate effectively and to enable sufficient 11 12 simultaneous access of weight values (i.e., reference vectors) by the neurons when in a neural network. 13 this embodiment, the memory is located on the neural 14 network device. The on-chip memory ensures the 15 registers are rapidly accessible by the neuron, 16 especially the register containing the reference vector 17 values, which are accessed frequently. 18 19 Access to weight values is required either 8 or 12 bits 20 at a time for each neuron, depending on the phase of 21 22 operation. For example, if in one embodiment of the 23 invention 64 neurons are networked, to enable 64 24 neurons to have simultaneous access to their respective reference vector values, a minimum requirement of 512 25 bits must be provided on-chip rising to 768 bits 26 (during the update phase). 27 28 29 Alternatively, if a compromise can be achieved between 30 31 the required data access and the limited pin outs

PCT/GB00/00272 WO 00/45333

25

available on a single device, reference vector values 1 could be stored off-chip in other embodiments. 2 3 As Figs. 11 and 11B partly illustrate, the neuron 100 4 includes several registers. The registers are used to 5 hold reference vector values (16*12 bits), the current 6 distance value (12 bits), the virtual X and Y co-7 ordinates (2*8 bits), the neighbourhood size (8 bits) 8 and the gain value $\alpha(t)$ (3 bits) for each neuron. 9 There are also input and output registers (2*8bits), 10 registers for the ALU (2*12), a register for the neuron 11 ID (8 bit) and a one bit register for maintaining an 12 update flag whose function is described in more detail 13 below. 14 15 All the registers can be directly addressed by each 16 neuron except for the output register and update flag. 17 The neuron ID is fixed throughout the training and 18 operational phases, and like the input register is a 19 read only register as far as the neuron is concerned. 20 21 At start up time all registers except the neuron ID are 22 23 24 values are provided by the controller to allow the 25 system to start from either random weight values or 26 values previously determined by training a network. 27

set to zero values before parameter values are provided by an I/O controller. At this stage the initial weight While 12 bit registers are used to hold the weight 28 values, only 8 bits are used for determining a neuron's 29 30 distance from an input. Only these 8 bits are supplied by the controller at start up; the remaining 4 bits 31 represent the fractional part of the weight value, are 32

26

1 initially set to zero, and are only used during weight 2 updates. 3 The neighbourhood size is a global variable supplied by 4 the controller at start up, and new values are provided 5 by the controller at appropriate times throughout the 6 training process (similar to the gain factor $\alpha(t)$). 7 The virtual co-ordinates are also provided by the 8 9 controller at start up time, but are fixed throughout the training and operational phases of the system. 10 virtual co-ordinates provide the neuron with a location 11 12 from which to determine if it is within the current 13 neighbourhood. 14 Because virtual addresses are used for neurons, for an 15 16 embodiment which has 256 neurons and a two-dimensional output space, any neuron can be configured to be 17 anywhere within a 2562 neural array. This provides great 18 flexibility when neural networks are combined to form 19 20 systems using many modules. 21 It is advantageous for the virtual addresses used in a 22 neural network to maximise the virtual address space 23 (i.e. use the full range of possible addresses in both 24 25 the X and Y dimensions). For example, if a 64 neuron 26 network module is used, the virtual addresses of neurons along the Y axis should be 0,0 0,36 0,72 etc. 27 In this way the outputs from the module will utilise 28

the maximum range of possible values, which in this

instance will be between 0 and 252.

30 31

27

To efficiently manipulate the mixed bit-sized data, an 1 update flag is used as a switch mechanism to indicate 2 3 data type. A switch mechanism is advantageous as there are different operational requirements depending on the 4 data size (i.e., when 8 bit values and 12 bit values 5 are being used, there are different requirements at 6 different phases of operation). 7 8 During the normal operational phase only 8 bit values 9 10 are necessary but they are required to be the least significant 8 bits, e.g. when calculating Manhattan 11 distance. However, during the update phase of 12 operation both 8 bit and 12 bit values are used. 13 During this update phase all the 8 bit values are 14 required to be the most significant 8 bits and when 15 applying changes to reference vectors the full 12 bit 16 value is required. By using a simple flag as a switch 17 the need for duplication of instructions is avoided so 18 that operations on 8 and 12 bit values can be executed 19 using the same instruction set. 20 21 22 The control logic 54 within a neuron 100 is simple and consists predominantly of a switching mechanism. 23 this embodiment of the invention, all instructions are 24 the same size, i.e. 8 bits, and there are only a 25 limited number of distinct instructions in total. 26 27 this embodiment, thirteen distinct instructions in total are used, however, in other embodiments the total 28 29 instruction set may be less, for example, only eight distinct instructions. 30 31

28

While an 8 bit instruction set would in theory support 1 256 separate instructions, one of the aims of the 2 neuron design has been to use a reduced instruction 3 In addition, the separate registers within a 4 neuron need to be addressable to facilitate their 5 operation, for example, where an instruction needs to 6 refer to a particular register address, that address 7 effectively forms part of the instruction. 8 9 10 The instruction length cannot exceed the width of the data bus, here for example 8 bits, which sets the upper 11 limit for a single cycle instruction read. 12 locations of operands for six of the instructions need 13 to be addressed which requires the incorporation of up 14 to 25 separate addresses into the instructions. 15 requires 5 bits for the address of the operand alone. 16 17 The total instruction length can still be maintained at 18 8 bits, however, as instructions not requiring operand 19 addresses can use some of these bits as part of their 20 instruction. Thus the invention incorporates room for 21 22 expansion of the instruction set within the instruction 23 space. 24 In this embodiment of the invention, all instructions 25 26 for neuron operations are 8 bits in length and are received from the controller. The first input to a 27 neuron is always an instruction, normally the reset 28 instruction to zero all registers. The instruction set 29 is as follows: 30

29

RDI: (Read Input) will read the next datum from its 1 input and write to the specified register address. 2 This instruction will not affect arithmetic flags. 3 4 WRO: (Write arithmetic Output) will move the current 5 data held at the output register 56 of the ALU to 6 the specified register address. This instruction 7 will overwrite any existing data in the target 8 register and will not affect the systems 9 arithmetic flags. 10 11 ADD: Add the contents of the specified register address 12 to that already held at the ALU input. This 13 instruction will affect arithmetic flags and, when 14 the update register is zero all 8 bit values will 15 be used as the least significant 8 bits of the 16 possible 12, and only the most significant 8 bits 17 of reference vectors will be used (albeit as the 18 least significant 8 bits for the ALU) when the 19 register address specified is that of a weight 20 whereas, when the update register is set to one, 21 all 8 bit values will be set as the most 22 significant bits and all 12 bits of reference 23 vectors will be used. 24 25 SUB: Subtract the value already loaded at the ALU input 26 from that at the specified register address. 27 instruction will affect arithmetic flags and will 28 treat data according to the current value of the 29 update register as detailed for the add command. 30

1	BRN:	(Branch if Negative) will test the negative flag
2		and will carry out the next instruction if it is
3		set, or the next instruction but one if it is not.
4		
5	BRZ:	(Branch if Zero) will test the zero flag and will
6		carry out the next instruction if it is set. If
7		the flag is zero the next but one instruction will
8		be executed.
9		
10	BRU:	(Branch if Update) will test the update flag and
11		will carry out the next instruction if it is set,
12		or the next instruction but one if it is not.
13		
14	OUT:	Output from the neuron the value at the specified
15		register address. This instruction does not
16		affect the arithmetic flags.
17		
18	MOV:	Set the ALU input register to the value held in
19		the specified address. This instruction will not
20		affect the arithmetic flags.
21		mbin instruction does
22	SUP	Set the update register. This instruction does
23		not affect the arithmetic flags.
24		This instruction does
25	RUP	Reset the update register. This instruction does
26		not affect the arithmetic flags.
27		mbig instruction takes no action
28	NOP	: (No Operation) This instruction takes no action
29		for one instruction cycle.
30		

31

Additional instructions affect the operation of the 1 fractional flag, setting and resetting its value, and 2 3 perform an arithmetic shift operation. Alternatively, 4 a master reset instruction can be provided to reset all registers and flags within a neuron to zero. 5 6 Additional bits for the reference vectors have been 7 found from simulations to be necessary to ensure 8 convergence when an arithmetic shifter mechanism is 9 employed. For example, if the difference between the 10 current weight value and the desired weight value is 11 15, and the gain $\alpha(t)$ is 0.0625 the weight value will 12 not be updated if only 8 bits are used, however, if 12 13 bits are used the weight value will reach its target. 14 15 In the invention, each module comprises a neural 16 17 network consisting of a array of at least one neural 18 processing element (i.e., an array or neurons, for 19 example 64 or 256) and a module controller. 20 Module Controller 21 22 Referring now to Fig. 12, a schematic representation is 23 24 shown of a module controller 200 according to one embodiment of the invention. The module controller 200 25 26 performs several roles: its handle all device inputs and outputs, issues instructions to processing elements 27 within a module, and synchronising the module 28 operations. 29 30 In Fig. 12, a controller system according to one 31 32 embodiment of the invention is illustrated. The

32

controller system comprises input means 60, output 1 means 60 (i.e., I/O ports 60, 62); memory means 64 2 containing instructions for the controller system and 3 subroutines for the neural array; an address map 66 for 4 conversion between real and virtual neuron addresses; 5 an input buffer 68 to hold incoming data; and a number 6 of handshake mechanisms 210, 220, 230. In Fig 12, the 7 memory means 64 comprises a programmable read-only-8 memory (PROM), however, RAM may be implemented in 9 alternative embodiments of the invention. 10 11 The controller 200 handles all input for a module which 12 includes start-up data during system configuration, the 13 input vectors 16 bits (two vector elements) at a time 14 during normal operation, and also the index of the 15 active neuron 100a when configured in lateral expansion 16 mode. Outputs from a module are also handled 17 exclusively by the controller 200. 18 19 In one embodiment of the invention, the outputs are 20 limited to 16 bit output. The output represents the 21 information held by a neuron 100; for example, the 22 virtual co-ordinates of the active neuron 100a during 23 operation, the parameters of trained neurons 100 such 24 as their reference vectors after training operations 25 have been completed, and/or other information held by 26 the neuron 100. 27 28 To enable the above data transfers, suitable data-bus 29 means must be provided between the controller and the 30 neural array. The suitable data-bus means may 31 comprises a bi-directional data bus or, for example, 32

PCT/GB00/00277. WO 00/45333

33 two mono-directional bus means such that one carries 1 2 input to the controller from the neural array and the other carries output from the controller to the neural 3 array. The data-bus means enables the controller to 4 address either individual processing elements or all 5 6 processing elements simultaneously; there is no requirement to allow other groups of processing 7 elements to be addressed but the bus must also carry 8 data from individual processing elements to the 9 controller. 10 11 Whereas in some embodiments of the invention modules 12 13 are operate synchronously, for example when in lateral 14 expansion mode, in other embodiments the modules operate asynchronously from each other. In such 15 embodiments, it is necessary to synchronise data 16 communication between modules by implementing a 17 18 suitable handshake mechanism. 19 The handshake mechanism synchronises data transfer from 20 a module transmitting the data (the sender) to a module 21 22 receiving the data (the receiver). The handshake can be implemented by the module controllers of the sender 23 and receiver modules, and in one embodiment requires 24 three handshake lines. In this embodiment, therefore, 25 26 the handshake system can be viewed as a state machine 27 with only three possible states: 28 Wait (Not ready for input) 29 1) No Device (No input stream for this position) 30 2)

- Data Ready (Transfer data) 3) 31

34

The handshake system is shown as a simple state diagram 1 in Fig. 13. With reference to Fig. 13, the "Wait" 2 state 70 occurs when either the sender or receiver (or 3 both) are not ready for data transfer. The "No Device" 4 state 72 is used to account for situations where inputs 5 are not present so that reduced input vector sizes can 6 be utilised. This mechanism could also be used to 7 facilitate some fault tolerance when input streams are 8 out of action so that the system did not come to a 9 The "Data Ready" state 74 occurs when both the 10 sender and the receiver are ready to transfer data and, 11 consequently, data transfer follows immediately this 12 state is entered. 13 14 This handshake system makes it possible for a module to 15 read input data in any sequence. When a data source is 16 temporarily unavailable the delay can be minimised by 17 processing all other input vector elements while 18 waiting for that datum to become available. 19 this embodiment of the invention, individual neurons 20 can be instructed to process inputs in a different 21 order. However, as the controller buffers input data 22 there is no necessity for neurons to process data in 23 the same order it is received. 24 25 Thus in this embodiment, the three possible conditions 26 of the data transfer state machine are determined by 27 two outputs from the sender module and one output from 28 the receiving module. 29 30 The three line handshake mechanism allows the transfer 31 of data direct to each other wherein no third party 32

WO 00/45333 PCT/GB00/00277...

35

device is required, and data communication is 1 maintained as point to point. 2 3 Data is output 16 bits at a time and as two 8 bit 4 values can be output by the system, only a single data 5 output cycle is required. The three line handshake 6 mechanism is used to synchronise the transfer of data, 7 so that three handshake connections are also required 8 at the output of a module. The inputs are can be 9 received from up to eight separate sources, each one 10 requiring three handshake connections thereby giving a 11 total of 24 handshake connections for the input data. 12 13 This mechanism requires 24 pins on the device but, 14 internal multiplexing can enable the controller to use 15 a single three line handshake mechanism internally to 16 cater for all inputs. 17 18 In an alternative embodiment of the invention, to 19 facilitate reading the co-ordinates for lateral 20 expansion mode, a two line handshake system is used. 21 The mechanism is similar to the three line handshake 22 system, except the 'device not present' state is 23 unnecessary and is therefore been omitted. 24 25 The module controller is also required to manage the 26 operation of the processing elements, i.e., the 27 neurons, on its module. To facilitate such control 28 suitable memory means 64 are provided. As Fig. 12 29 illustrates, this may be a programmable read-only 30 memory (ROM) 64 which holds subroutines of code for the 31 neural array in addition to the instructions it holds 32

PCT/GB00/00277... WO 00/45333

36

for the controller, alternatively the memory may 1 comprise Random Access Memory (RAM). 2 implemented, greater flexibility is provided to program 3 the module for different applications. 4 5 In the embodiment of the invention illustrated in Fig. 6 12, the module controller contains a neural array 7 instruction sub-system which is used to control the 8 operations of the neural array and which has ROM to 9 hold the module controller instructions. The Neural 10 Array instructions are then embedded in these 11 instructions. 12 13 The module controller also contains a collection of 14 registers and a program counter as described herein. 15 This provides the module controller with the ability to 16 perform computation for calculating the current 17 training step, gain factor, neighbourhood value and the 18 ability to perform manipulation of incoming and 19 outgoing data. 20 21 The memory means 64 of the controller may thus comprise 22 The program is read from the memory RAM and/or PROM. 23 means and passed to the neural array a single 24 instruction at a time. Each instruction is executed 25 immediately when received by individual neurons. 26 issuing these instructions the controller also forwards 27 incoming data and processes outgoing data. 28 29 Several routines are provided to support full system 30 functionality, to set up the system at start up time, 31 and to output reference vector values etc. at shutdown.

37

The start up and shutdown routines are very simple and 1 2 only require data to be written to and read from 3 registers using the RDI and OUT commands. 4 5 The four main routines are used in this embodiment of 6 the invention. These calculate the Manhattan distance 7 (calcdist); find the active neuron (findactive); determine which neurons are in the current 8 neighbourhood (nbhood); and update the reference 9 10 vectors (update). Each of these procedures will be detailed in turn. 11 12 13 The most frequently used routine (calcdist) is required to calculate the Manhattan distance for the current 14 15 input. When an input vector is presented to the system 16 it is broadcast to all neurons an element at a time, (i.e. each 8 bit value) by the controller. As neurons 17 receive this data they calculate the distance between 18 19 each input value and its corresponding weight value, 20 adding the results to the distance register. 21 controller reads the routine from the program ROM, forwards it to the neural array and forwards the 22 23 incoming data at the appropriate time. This subroutine is required for each vector element and will be as 24 25 follows: 26 27 MOV (W_i) /*Move weight (Wi) to the ALU input 28 register.*/ 29 SUB (Xi) /*Subtract the value at the ALU register from 30 the next input.*/ /*Move the result (Ri) to the ALU input 31 MOV (R_i) 32 register.*/

```
/*If the result was negative*/
     BRN
1
     SUB dist /*distance = distance - R<sub>i</sub>*/
 2
     ADD dist /*Else distance = distance + R_i*/
3
     WRO dist /*Write the new distance to its register.*/
 4
5
     Once all inputs have been processed and neurons have
 6
     calculated their respective Manhattan distances the
7
     active neuron needs to be identified. As the active
 8
     neuron is simply the neuron with minimum distance and
 9
     all neurons have the ability to make these calculations
10
     the workload can be spread across the network.
                                                        This
11
      approach can be implemented by all neurons
12
      simultaneously subtracting one from their current
13
      distance value repeatedly until a neuron reaches a zero
14
      distance value, at which time the neuron passes data to
15
      the controller to notify it that it is the active
16
               Throughout this process the value to be
17
      subtracted from the distance is supplied to the neural
18
      array by the controller. On the first iteration this
19
      will be zero to check if any neuron has a match with
20
      the current input vector (i.e. distance is already
21
      zero) thereafter the value forwarded will be one.
22
      subroutine findactive defines this process as follows:
23
24
      MOV input /*Move the input to the ALU input register.*/
25
      SUB dist /*Subtract the next input from the current
26
27
           distance value.*/
                /*If result is zero.*/
28
      BRZ
                /*output the neuron ID.*/
29
      OUT ID
                /*Else do nothing.*/
30
      NOP
31
```

39

On receiving an acknowledge signal from one of the 1 neurons in the network, by way of its ID, the 2 controller outputs the virtual co-ordinates of the 3 active neuron. The controller uses a map (or lookup 4 table) of these co-ordinates which are 16 bits so that 5 neurons can pass only their local ID (8 bits) to the 6 controller. The controller outputs the virtual co-7 ordinates of the active neuron immediately they become 8 available. In a hierarchical embodiment of the 9 invention, the output is required to be available as 10 soon as possible for the next layer to begin processing 11 the data, and in a laterally configured embodiment of 12 the invention, the co-ordinates of the active neuron 13 remain unknown until the co-ordinates have been 14 supplied to the input port of the module. 15 16 When modules are connected together in a lateral 17 manner, each module is required to output details of 18 the active neuron for that device before reference 19 vectors are updated because the active neuron for the 20 whole network may not be the same as the active neuron 21 for that particular module. When connected together in 22 this way, modules are synchronised and the first module 23 to respond is the one containing the active neuron for 24 the whole network. Only the first module to respond 25 will have its output forwarded to the inputs of all the 26 modules constituting the network. Consequently, no 27 module is able to proceed with updating reference 28 vectors until the co-ordinates of the active neuron 29 have been supplied via the input of the device because 30 the information is not known until that time. When a 31 module is in `lateral mode' the two line handshake 32

system is activated and after the co-ordinates of the 1 active neuron have been supplied the output is reset 2 and the co-ordinates broadcast to the neurons on that 3 4 module. 5 When co-ordinates of the active neuron are broadcast, 6 all neurons in the network determine if they are in the 7 current neighbourhood by calculating the Manhattan 8 distance between the active neurons virtual address and 9 their own. If the result is less than or equal to the 10 current neighbourhood value, the neuron will set its 11 update flag so that it can update its reference vector 12 at the next operational phase. The routine for this 13 process (nbhood) is as follows: 14 15 /*Move the virtual X co-ordinate to the MOV Xcoord 16 ALU input register.*/ 17 /*Subtract the next input (X coord) from 18 SUB input value at ALU.*/ 19 /*Write the result to the distance WRO dist 20 register.*/ 21 /*Move the virtual Y co-ordinate the MOV Ycoord 22 ALU.*/ 23 /*Subtract the next input (Y coord) from SUB input 24 value at ALU.*/ 25 /*Move the value in distance register to MOV dist 26 ALU.*/ 27 /*Add the result of the previous ADD result 28 arithmetic to the value at ALU input.*/ 29 /*Move the result of the previous 30 MOV result arithmetic to the ALU input.*/ 31

PCT/GB00/00277

```
/*Subtract the next input (neighbourhood
     SUB input
1
                     val) from value at ALU.*/
 2
                     /*If the result is negative.*/
     BRN
 3
                     /*Set the update flag.*/
     SUP
 4
                     /*If the result is zero.*/
     BRZ
 5
                     /*Set the update flag.*/
 6
     SUP
                     /*Else do nothing*/
 7
     NOP
 8
     All neurons in the current neighbourhood then go on to
 9
      update their weight values. To achieve this they also
10
      have to recalculate the difference between input and
11
      weight elements, which is inefficient computationally
12
      as these values have already been calculated in the
13
      process of determining Manhattan distance. An
14
      alternative approach requires each neuron to store
15
      these intermediate values, thereby necessitating an
16
      additional memory for neuron (in this embodiment 16
17
      bytes per neuron).
18
19
      To minimise the use of hardware resources these
20
      intermediate values are recalculated during the update
21
              To facilitate this the module controller stores
22
      the current input vector and is able to forward vector
23
      elements to the neural array as they are required.
24
      update procedure is then executed for each vector
25
      element as follows:
26
27
      RDI gain /*Read next input and place it in the gain
28
           register.*/
29
                /*Move weight value (Wi) to ALU input.*/
30
      SUB input /*Subtract the input from value at ALU*/
31
      MOV result /*Move the result to the ALU. */
32
```

```
/*Add weight value (Wi) to ALU input.*/
 1
     ADD Wi
                /*If the update flag is set.*/
 2
     BRU
                /*Write the result back to the weight
     WRO Wi
 3
           register.*/
 4
                /*Else do nothing.*/
 5
     NOP
 6
     After all neurons in the current neighbourhood have
 7
      updated their reference vectors the module controller
 8
      reads in the next input vector and the process is
 9
                 The process will then continue until the
10
      module has completed the requested number of training
11
      steps or an interrupt is received from the master
12
      controller.
13
14
      The term 'master controller' is used to refer to any
15
      external computer system that is used to configure
16
      Modular Maps. A master controller is not required
17
      during normal operation as Modular Maps operate
18
      autonomously but may be required in some embodiments of
19
      the invention to supply the operating parameters and
20
      reference vector values at start up time, set the mode
21
      of operation and collect the network parameters after
22
      training is completed. In such embodiments, the module
23
      controller receives instructions from the master
24
      controller at these times. To enable this, modules
25
      have a three bit instruction interface exclusively for
26
      receiving input from the master controller.
27
      instructions received are very basic and the total
28
      master controller instruction set only comprises six
29
      instructions which are as follows:
30
31
32
```

43

This is the master reset instruction and is 1 RESET: used to clear all registers etc. in the controller and 2 3 neural array 4 Instructs the controller to load in all the 5 LOAD: setup data for the neural array including details 6 of the gain factor and neighbourhood parameters. 7 number of data items to be loaded is constant for all 8 configurations and data are always read in the same 9 To enable data to be read by the controller 10 the normal data input port is used with a two line 11 handshake (the same one used for lateral mode), which 12 is identical to the three line handshake described 13 earlier, except that the device present line is not 14 15 used. 16 Instructs the controller to output network UNLOAD: 17 parameters from a trained network. As with the LOAD 18 instruction the same data items are always output in 19 the same sequence. The data are output from the 20 modules data output port. 21 22 This input instructs the controller to run in NORMAL: 23 normal operational mode 24 25 This instructs the controller to run in 26 lateral expansion mode. It is necessary to have this 27 mode separate to normal operation because the module is 28 required to read in co-ordinates of the active neuron 29 before updating the neural arrays reference vectors and 30 reset the output when these co-ordinates are received. 31

WO 00/45333 PCT/GB00/00277.

44

This is effectively an interrupt to advise STOP: 1 the controller to cease its current operation. 2 3 In one embodiment of the invention, the number of 4 neurons on a single module is small enough to enable 5 implementation on a single device. The number of 6 neurons is preferably a power of 2, for example, the 7 network size which best suited the requirements of one 8 embodiment of the invention is 256 neurons per module. 9 10 As the Modular Map design is intended for digital 11 hardware there are a range of technologies available 12 that could be used, e.g. full custom very large scale 13 integration (VLSI), semi-custom VLSI, application 14 specific integrated circuit (ASIC) or Field 15 Programmable Gate Arrays (FPGA). A 256 neuron Modular 16 Map constitutes a small neural network and the 17 simplicity of the RISC neuron design leads to reduced 18 hardware requirements compared to the traditional SOM 19 20 neuron. 21 The Modular Map design maximises the potential for 22 scalability by partitioning the workload in a modular 23 fashion. Each module operates as a Single Instruction 24 Stream Multiple Data stream (SIMD) computer system 25 composed of RISC processing elements, with each RISC 26 processor performing the functionality of a neuron 27 These modules are self contained units that can operate 28 as part of a multiple module configuration or work as 29

stand alone systems.

1	The hardware resources required to implement a module
2	can be minimised by modifying the original SOM
3	algorithm. One modification is the replacement of the
4	conventional Euclidean distance metric by the simpler
5	and easier to implement Manhattan distance metric. The
6	adoption of the Manhattan metric coupled with the 45°
7	rotated-square step-function neighbourhood, enables
8	each neuron to determine whether it is within the
9	neighbourhood of the active neuron or not using an
10	arithmetic shifter mechanism. Such modifications
11	result in considerable savings of hardware resources
12	because the modular map design does not require
13	conventional multiplier units. The simplicity of this
14	fully digital design is suitable for implementation
15	using a variety of technologies such as VLSI or ASIC.
16	
17	The Module and the Modular Map Structure
18	
LO	
	Referring now to Fig. 5, a schematic representation of
19	Referring now to Fig. 5, a schematic representation of a single Modular Map is illustrated. At start-up time
19 20	
19 20 21	a single Modular Map is illustrated. At start-up time
19 20 21 22	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct
19 20 21 22 23	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the
19 20 21 22 23 24	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are loaded into the system at
19 20 21 22 23 24 25	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are loaded into the system at configuration time so that the system can have either
19 20 21 22 23 24 25 26	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are loaded into the system at configuration time so that the system can have either random weight values or pre-trained values at start-up.
19 20 21 22 23 24 25 26	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are loaded into the system at configuration time so that the system can have either random weight values or pre-trained values at start-up. The index of all individual neurons, which consist of
19 20 21 22 23 24 25 26 27	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are loaded into the system at configuration time so that the system can have either random weight values or pre-trained values at start-up. The index of all individual neurons, which consist of two 8-bit values for the X and Y co-ordinates, are also
19 20 21 22 23 24 25 26 27 28	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are loaded into the system at configuration time so that the system can have either random weight values or pre-trained values at start-up. The index of all individual neurons, which consist of two 8-bit values for the X and Y co-ordinates, are also
19 20 21 22 23 24 25 26 27 28 29	a single Modular Map is illustrated. At start-up time the Modular Map needs to be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are loaded into the system at configuration time so that the system can have either random weight values or pre-trained values at start-up. The index of all individual neurons, which consist of two 8-bit values for the X and Y co-ordinates, are also selected at configuration time.

WO 00/45333 PCT/GB00/00277...

46

ability to create a variety of network shapes for a 1 stand alone situation. For example, a module could be 2 configured as a one or two dimensional network. 3 addition to providing parameters for individual neurons 4 at configuration time the parameters that apply to the 5 whole network are also required (i.e. the number of 6 training steps, the gain factor and neighbourhood start 7 Intermediate values for the gain factor and 8 values). neighbourhood size are then determined by the module 9 itself during run time using standard algorithms which 10 utilise the current training step and total number of 11 training steps parameters. 12 13 After configuration is complete, the Modular Map enters 14 its operational phase and data are input 16 Bits (i.e. 15 two input vector elements) at a time. The handshake 16 system controlling data input is designed in such a way 17 as to allow for situations where only a subset of the 18 maximum possible inputs is to be used. Due to 19 tradeoffs between data input rates and flexibility the 20 option to use only a subset of the number of possible 21 inputs is restricted to even numbers (i.e. 14, 12, 10 22 etc). However, if only say 15 inputs are required then 23 the 16th input element could be held constant for all 24 inputs so that it does not affect the formation of the 25 map during training. The main difference between the 26 two approaches to reducing input dimensionality is 27 that when the system is aware that inputs are not 28 present it does not make any attempt to use their 29 values to calculate the distance between the current 30

47

input and the reference vectors within the network, 1 2 thereby reducing the workload on all neurons and consequently reducing propagation time of the network. 3 4 After all inputs have been read by the Modular Map the 5 active neuron is determined and its X,Y co-ordinates 6 are output while the reference vectors are being 7 updated. As the training process has the effect of 8 creating a topological map (such that neural 9 activations across the network have a meaningful order 10 as though a feature co-ordinate system were defined 11 over the network) the X,Y co-ordinates provide 12 meaningful output. By feeding inputs to the map after 13 training has been completed it is straightforward to 14 derive an activation map which could then be used to 15 assign labels to the outputs from the system. 16 17 As an example, in simplified embodiment of the 18 invention, a Modular Map can be considered where only 19 three dimensions are used as inputs. In such an 20 example, a single map (such as Fig. 5 illustrates) 21 could be able to represent an input space enclosed by a 22 cube and each dimension would have a possible range of 23 values between 0 and 255. With only the simplest of 24 pre-processing this cube could be placed anywhere in 25 the input space \Re^n where \Re covers the range $(-\infty \text{ to } +\infty)$, 26 and the reference vector of each neuron within the 27 module would give the position of a point somewhere 28 within this feature space. The implementation 29 suggested would allow each vector element to hold 30 integer values within the given scale, so there are a 31 finite number of distinct points which can be 32

48

represented within the cube (i.e. 2563). Each of the 1 points given by the reference vectors has an 'elastic' 2 3 sort of bond between itself and the point denoted by the reference vectors of neighbouring neurons so as to 4 5 form an elastic net (Fig. 4). 6 Figs 4a to 4c shows a series of views of the elastic 7 8 net when an input is presented to the network. 9 figures show the point position of reference vectors in three dimensional Euclidean space along with their 10 elastic connections. For simplicity, reference vectors 11 12 are initially positioned in the plane with z=0, the 13 gain factor (t) is held constant at 0.5 and both orthogonal and plan views are shown. After the input 14 has been presented, the network proceeds to update 15 reference vectors of all neurons in the current 16 17 neighbourhood. In Fig. 4b, the neighbourhood function has a value of three. In Fig. 4c the same input is 18 presented to the network for a second time and the 19 20 neighbourhood is reduced to two for this iteration. 21 Note that the reference points around the active neuron 22 become close together as if they were being pulled towards the input by elastic bonds between them. 23 24 25 Inputs are presented to the network in the form of 26 multi-dimensional vectors denoting positions within the 27 feature space. When an input is received, all neurons 28 in the network calculate the similarity between their 29 reference vectors and the input using the Manhattan distance metric. The neuron with minimum Manhattan 30 distance between its reference vector and the current 31 input, (i.e. greatest similarity) becomes the active 32

49 neuron. The active neuron then proceeds to bring its 1 reference vector closer to the input, thereby 2 increasing their similarity. The extent of the change 3 applied is proportional to the distance involved, this 4 proportionality being determined by the gain factor 5 6 $\alpha(t)$, a time dependent parameter. 7 However, not only does the active neuron update its 8 reference vector, so too do all neurons in the current 9 neighbourhood (i.e. neurons topographically close to 10 the active neuron on the surface of the map up to some 11 geometric distance defined by the neighbourhood 12 function) as though points closely connected by the 13 elastic net were being pulled towards the input by the 14 active neuron. This sequence of events is repeated 15 many times throughout the learning process as the 16 training data is fed to the system. At the start of 17 the learning process the elastic net is very flexible 18 19 due to large neighbourhoods and gain factor, but as 20 learning continues the net stiffens up as these parameters become smaller. This process causes neurons 21 close together to form similar reference values. 22 23 During this learning phase, the reference vectors tend 24 to approximate various distributions of input vectors 25 with some sort of regularity and the resulting order 26 always reflects properties of the probability density 27 function P(x) (i.e. the point density of the reference 28 vectors becomes proportional to $[P(x)]^{1/3}$). 29 30 The reference vectors can be used to describe the 31

density function of inputs, and local interactions

PCT/GB00/00277 WO 00/45333

50 between neurons tend to preserve continuity on the surface of the neural map. A combination of these 2 3 opposing forces causes the vector distribution to 4 approximate a smooth hyper-surface in the pattern space with optimal orientation and form that best imitates 5 the overall structure of the input vector density. 6 7 This is done in such a way as to cause the map to 8 identify the dimensions of the feature space with 9 greatest variance which should be described in the map. 10 The initial ordering of the map occurs quite quickly 11 and is normally achieved within the first 10% of the 12 training phase, but convergence on optimal reference 13 vector values can take a considerable time. 14 trained network provides a non-linear projection of the 15 probability density function P(x) of the 16 high-dimensional input data x onto a 2-dimensional 17 surface (i.e. the surface of neurons). 18 19 Fig. 5 is a schematic representation of a single 20 21 modular map. At start-up time the Modular Map needs to 22 be configured with the correct parameter values for the intended arrangement. All the 8-bit weight values are 23 24 loaded into the system at configuration time so that 25 the system can have either random weight values or 26 pre-trained values at start-up. The index of all 27 individual neurons, which consist of two 8-bit values for the X and Y co-ordinates, are also selected at 28 configuration time. The flexibility offered by 29 30 allowing this parameter to be set is perhaps more important for situations where several modules are 31

combined, but still offers the ability to create a

51

variety of network shapes for a stand alone situation. 1 For example, a module could be configured as a one or 2 3 two dimensional network. In addition to providing parameters for individual neurons at configuration time 4 the parameters that apply to the whole network are also 5 required (i.e. the number of training steps, the gain 6 7 factor and neighbourhood start values). Intermediate values for the gain factor and neighbourhood size are 8 then determined by the module itself during run time 9 using standard algorithms which utilise the current 10 training step and total number of training steps 11 12 parameters. 13 14 After configuration is complete, the Modular Map enters its operational phase and data are input 16 Bits (i.e. 15 two input vector elements) at a time. The handshake 16 system controlling data input is designed in such a way 17 as to allow for situations where only a subset of the 18 maximum possible inputs is to be used. Due to 19 tradeoffs between data input rates and flexibility the 20 option to use only a subset of the number of possible 21 22 inputs is restricted to even numbers (i.e. 14, 12, 10 etc). However, if only say 15 inputs are required then 23 the 16th input element could be held constant for all 24 25 inputs so that it does not affect the formation of the 26 map during training. The main difference between the two approaches to reducing input dimensionality is 27 that when the system is aware that inputs are not 28 present it does not make any attempt to use their 29 values to calculate the distance between the current 30

WO 00/45333 PCT/GB00/00277...

52

input and the reference vectors within the network, 1 thereby reducing the workload on all neurons and 2 consequently reducing propagation time of the network. 3 4 5 After all inputs have been read by the Modular Map the 6 active neuron is determined and its X,Y co-ordinates are output while the reference vectors are being 7 updated. As the training process has the effect of 8 creating a topological map (such that neural 9 activations across the network have a meaningful order 10 as though a feature co-ordinate system were defined 11 over the network) the X,Y co-ordinates provide 12 meaningful output. By feeding inputs to the map after 13 training has been completed it is straightforward to 14 derive an activation map which could then be used to 15 16 assign labels to the outputs from the system. 17 18 Lateral Maps 19 As many difficult tasks require large numbers of 20 neurons the Modular Map has been designed to enable the 21 creation of networks with up to 65,536 neurons on a 22 single plane by allowing lateral expansion. Each 23 24 module consists of, for example, 256 neurons and consequently this is the building block size for the 25 lateral expansion of networks. Each individual neuron 26 can be configured to be at any position on a 27 2-dimensional array measuring up to 2562 but networks 28 29 should ideally be expanded in a regular manner so as to create rectangular arrays. The individual neuron does 30 in fact have two separate addresses; one is fixed and 31 refers to the neuron's location on the device and is 32

WO 00/45333 PCT/GB00/00272.

53

only used locally; the other, a virtual address, refers 1 to the neuron's location in the network and is set by 2 3 the user at configuration time. The virtual address is accommodated by two 8-bit values denoting the X and Y 4 co-ordinates; it is these co-ordinates that are 5 6 broadcast when the active neuron on a module has been 7 identified. 8 When modules are connected together in a lateral 9 configuration, each module receives the same input 10 vector. To simplify the data input phase it is 11 desirable that the data be made available only once for 12 the whole configuration of modules, as though only one 13 module were present. To facilitate this all modules in 14 15 the configuration are synchronised so that they act as a single entity. The mechanism used to ensure this 16 synchronism is the data input handshake mechanism. 17 18 The Modular Map has been designed to enable the 19 creation of networks with up to 65,536 neurons on a 20 21 single plane by allowing lateral expansion. Each module consists of, for example, 256 neurons and 22 consequently this is the building block size for the 23 lateral expansion of networks. Each individual neuron 24 can be configured to be at any position on a 25 2-dimensional array measuring up to 256² but networks 26 should ideally be expanded in a regular manner so as to 27 The individual neuron does 28 create rectangular arrays. 29 in fact have two separate addresses; one is fixed and 30 refers to the neuron's location on the device and is only used locally; the other, a virtual address, refers 31 to the neuron's location in the network and is set by 32

54

the user at configuration time. The virtual address is 1 2 accommodated by two 8-bit values denoting the X and Y 3 co-ordinates; it is these co-ordinates that are broadcast when the active neuron on a module has been 4 5 identified. 6 7 When modules are connected together in a lateral 8 configuration, each module receives the same input 9 vector. To simplify the data input phase it is desirable that the data be made available only once for 10 the whole configuration of modules, as though only one 11 module were present. To facilitate this all modules in 12 13 the configuration are synchronised so that they act as a single entity. The mechanism used to ensure this 14 synchronism is the data input handshake mechanism. By 15 arranging the input data bus for lateral configurations 16 17 to be inoperative until all modules are ready to accept 18 input, the modules will be synchronised. All the modules perform the same functionality simultaneously, 19 so they can remain in synchronisation once it has been 20 21 established, but after every cycle new data is required and the synchronisation will be reinforced. 22 23 24 When connected in a lateral configuration, such as Fig. 25 6 illustrates all modules calculate the local `winner' (i.e., the active neuron) by using all neurons on the 26 27 module to simultaneously subtract one from their calculated distance value until a neuron reaches a 28 29 value of zero. The first neuron to reach a distance of 30 zero is the one that initially had the minimum distance value and is therefore the active neuron for that 31 module. The virtual co-ordinates of this neuron are 32 .

PCT/GB00/00277 WO 00/45333 55

1 then output from the module, but because all modules are synchronised, the first module to attempt to output 2 data is also the module containing the 'global winner' 3 (i.e. the active neuron for the whole network). 4 index of the 'global winner' is then passed to all 5 modules in the configuration. When a module receives 6 this data it supplies it to all its constituent 7 neurons. Once a neuron receives this index it is then 8 able to determine if it is in the current neighbourhood 9 in exactly the same way as if it were part of a stand 10 alone module. 11 12 Arbitration logic is provided to ensure that only one 13 'qlobal winner' is selected across the entire neural 14 array. The arbitration logic may, for example, be a 15 binary tree. The arbitration logic may be provided on 16 each neuron in such a manner that it can work across 17 the entire neural array independent of the network 18 topology (i.e., the module topology). Alternatively, 19 20 additional logic external to modules may be provided. 21 The arbitration logic ensures that only the index which 22 23 to the modules in the configuration (see Fig. 6). 24 25

is output from the first module to respond is forwarded Fig. 6, logic block A accepts as inputs the data ready line from each module in the network. The first module 26 to set this line contains the "global winner" for the 27 network. When the logic receives this signal it is 28 passed to the device ready input which forms part of 29

the two line handshake used by all modules in lateral

expansion mode. When all modules have responded to the 31

effect that they are ready to accept the co-ordinates 32

56

of the active neuron the module with these co-ordinates 1 is requested by logic block A to send the data. When 2 modules are connected in this lateral manner they work 3 in synchronisation, and act as though they were a 4 single module which then allows them to be further 5 combined with other modules to form larger networks. 6 7 8 Once a network has been created in this way it acts as though it were a stand alone modular map and can be 9 used in conjunction with other modules to create a wide 10 range of network configurations. However, it should be 11 noted that as network size increases the number of 12 13 training steps also increases because the number of 14 training steps required is proportional to the network 15 size which suggests that maps are best kept to a 16 moderate size whenever possible. 17 Fig. 7 shows an example of a hierarchical network, with 18 19 four modules 10, 12, 14, 16 on the input layer I. 20 output from each of the modules 12, 14, 16, 18 on the 21 input layer I is connected to the input of an output 22 module 18 on the output layer O. Each of the modules 23 10, 12, 14, 16, 18 has a 16 bit input data bus, and the 24 modules 10, 12, 14, 16 on the input layer I have 24 25 handshake lines connected as inputs to facilitate data 26 transfer between them, as will be described 27 hereinafter. The output module 18 has 12 handshake lines connected as inputs, three handshake lines from 28

each of the modules 10, 12, 14, 16 in the input layer

30 I.

29

57

1 In one embodiment of the invention, each Modular Map is 2 limited to a maximum of 16 inputs, and a mechanism is provided to enable these maps to accept larger input 3 vectors so they may be applied to a wide range of 4 5 problem domains. Larger input vectors are accommodated by connecting together a number of Modular Maps in a 6 7 hierarchical manner and partitioning the input data across modules at the base of the hierarchy. 8 module in the hierarchy is able to accept up to 16 9 inputs, and outputs the X,Y co-ordinates of the active 10 neuron for any given input; consequently there is a 11 fan-in of eight modules to one which means that a 12 13 single layer in such a hierarchy will accept vectors containing up to 128 inputs. By increasing the number 14 of layers in the hierarchy the number of inputs which 15 can be catered for also increases (i.e. Max Number of 16 inputs = $2*8^n$ where n = number of layers in hierarchy). 17 From this simple equation it is apparent that very 18 large inputs can be catered for with very few layers in 19 20 the hierarchy. 21 By building hierarchical configurations of Modular Maps 22 to cater for large input vectors the system is in 23 effect parallelising the workload among many processing 24 elements. As the input vector size increases, the 25 workload on individual neurons also increases, which 26 can lead to considerable increases in propagation delay 27 through the network. The hierarchical configurations 28 keep the workload on individual neurons almost 29 constant, with increasing workloads being met by an 30 increase in neurons used to do the work. 31 32

58

To facilitate hierarchical configurations of modular 1 maps, communication between modules must be efficient 2 to avoid bottleneck formation. The invention provides 3 suitable bus means to connect the outputs of a 4 plurality of modules (for example, eight modules) to 5 the input of a single module on the next layer of the 6 hierarchy (see Fig. 7). 7 8 Data collision is avoided by providing sequence 9 10 control, for example, synchronising means. Each Modular 11 Map has a suitable handshake mechanism, for example, in the embodiment illustrated in Fig. 7, the module has 16 12 input data lines plus three lines for each 16 bit input 13 (two vector elements), i.e. 24 handshake lines which 14 corresponds to a maximum of eight input devices. 15 16 Consequently, each module also has a three bit handshake and 16 bit data output to facilitate the 17 interface scheme. One handshake line advises the 18 receiving module that the sender is present; one line 19 advises it that the sender is ready to transmit data; 20 and the third line advises the sender that it should 21 22 transmit the data. After the handshake is complete the sender will then place its data on the bus to be read 23 by the receiver. The simplicity of this approach 24 negates the need for additional interconnect hardware 25 26 and thereby keeps to a minimum the communication overhead. However, the limiting factor with regard to 27 these hierarchies and their speed of operation is that 28 29 each stage in the hierarchy cannot be processed faster 30 than the slowest element at that level.

1 In some embodiments of the invention, however, the

- 2 modules could complete their classification at
- differing rates which could affect operational speed.
- 4 For example, one module may be required to have greater

59

- 5 than the 256 neurons available to a single
- 6 Modular Map and would be made up of several maps
- 7 connected together in a lateral type of configuration
- 8 (as described above) which would slightly increase
- 9 the time required to determine its activations, or
- 10 perhaps a module has less than its maximum number of
- 11 inputs thereby reducing its time to determine
- 12 activations. It should also be noted that under normal
- 13 circumstances (i.e. when all modules are of equal
- 14 configurations) that the processing time at all layers
- in the hierarchy will be the same as all modules are
- 16 carrying out equal amounts of work; this has the effect
- 17 of creating a pipelining effect such that throughput is
- 18 maintained constant even when propagation time through
- 19 the system is dependent on the number of layers in the
- 20 hierarchy.

21

- 22 In this embodiment, as each Modular Map is capable of
- 23 accepting a maximum of 16 inputs and generates only a
- 24 2-dimensional output, there is a dimensional
- 25 compression ratio of 8:1 which offers a mechanism to
- 26 fuse together many inputs in a way that preserves the
- 27 essence of the features represented by those inputs
- 28 with regard to the metric being used.

- 30 In one embodiment of the invention, a Modular Map
- 31 containing 64 neurons configured in a square array with
- 32 neurons equally spaced within a 2-D plane measuring 256²

60

was trained on 2000 data points randomly selected from 1 two circular regions within the input space of the same 2 dimensions (see Fig. 8). The trained network formed 3 regions of activation shown as a Voronoi diagram in 4 Fig. 9. 5 6 7 From the map shown in Fig. 9 it is clear that the point positions of reference vectors (shown as black dots) 8 are much closer together (i.e. have a higher 9 concentration) around regions of the input space with a 10 high probability of containing inputs. It is also 11 apparent that, although a simple distance metric 12 (Manhattan distance) is being used by neurons, the 13 regions of activation can have some interesting shapes. 14 15 It should also be noted that the formation of regions 16 at the outskirts of the feature space associated with 17 the training data are often quite large and suggest 18 that further inputs to the trained system considerably 19 20 outwith the normal distribution of the training data can lead to spurious neuron activations. In this 21 example, three neurons of the trained network had no 22 activations at all for the data used, the reference 23 vector positions of these three neurons (marked on the 24 Voronoi diagram of Fig. 9 by *) fall between the two 25 clusters shown and act as a divider between the two 26 27 classes. 28 The trained network detailed in Fig. 9 was used to 29 provide several inputs to another network of the same 30 configuration (except the number of inputs) in a way 31 that mimicked a four into one hierarchy (i.e. four 32

61

networks on the first layer, one on the second). After 1 2 the module at the highest level in the hierarchy had been trained, it was found that the regions of 3 4 activation for the original input space were as shown 5 in Fig. 10. 6 Comparison between Figs 9 and 10 shows that the same 7 8 regional shapes have been maintained exactly, except 9 that some regions have been merged together, showing that complicated non-linear regions can be generated in 10 this way without affecting the integrity of 11 classification. It can also be seen that the regions 12 of activation being merged together are normally 13 situated where there is a low probability of inputs so 14 as to make more efficient use of the resources 15 available and provide some form of compression. The 16 apparent anomaly see in Fig. 10 arises because the 17 18 activation regions of the three neurons of the first network, which are inactive after training, have not 19 been merged together. This region of inactivity is 20 formed naturally between the two clusters during 21 training due to the 'elastic net' effect outlined 22 earlier and is consequently unaffected by the merging 23 24 of regions. This combining of regions has also 25 increased the number of inactive neurons to eight for 26 the second layer network. The processes highlighted apply to higher dimensional data. Suitable 27 hierarchical configurations of the Modular Map can thus 28 provide a mechanism for partitioning the workload of 29

large input vectors, and allow a basis for data fusion

of a range of data types, from different sources and

input at different stages in the hierarchy.

30

31

1	
2	By connecting modules together in a hierarchical
3	manner, input data can be partitioned in a variety of
4	ways. For example, the original high dimensional input
5	data can be split into vectors of 16 inputs or less,
6	i.e. for an original feature space \Re^n , n can be
7	partitioned into groups of 16 or less. When data is
8	partitioned in this way, each module forms a map of its
9	respective input domain. There is no overlap of maps,
LO	and a module has no interaction with other modules on
L1	its level in the hierarchy.
L2	
L3	Alternatively, inputs to the system can span more than
L4	one module, thereby enabling some data overlap between
L5	modules, which assists modules in their classification
16	by providing them with some sort of context for the
L7	inputs. This is also a mechanism which allows the
18	feature space to be viewed from a range of perspectives
19	with the similarity between views being determined by
20	the extent of the data overlap.
21	
22	Simulations have also shown that an overlap of inputs
23	(i.e. feeding some inputs to two or more separate
24	modules) can lead to an improved mapping and
25	classification.
26	
27	Partitioning can provide a better representation for
28	the range of values in a dimension; i.e. \Re could be
29	partitioned. Partitioning a single dimension of the
30	feature space across several inputs should not normally
31	be required, but if the reduced range of 256 which is
32	available to the Modular Map should prove to be too

63 1 restrictive for an application, then the flexibility of 2 the Modular Map is able to support such a partitioning 3 The range of values supported by the Modular 4 Map inputs should be sufficient to capture the essence of any single dimension of the feature space, but 5 6 pre-processing is normally required to get the best out 7 of the system. 8 A balance can be achieved between the precision of 9 vector elements, the reference vector size and the 10 processing capabilities of individual neurons to gain 11 the best results for minimum resources. The potential 12 13 speedup of implementing all neurons in parallel is 14 maximised in one embodiment of the invention by storing 15 reference vectors local to their respective neurons (i.e. on chip as local registers). To further support 16 17 maximum data throughput simple but effective parallel 18 point to point communications are utilised between 19 modules. This Modular Map design offers a fully digital parallel implementation of the SOM that is 20 scaleable and results in a simple solution to a complex 21 22 problem. 23 One of the objectives of implementing Artificial Neural 24 Networks (ANNs) in hardware is to reduce processing 25 26 time for these computationally intensive systems. During normal operation of ANNs significant computation 27 28 is required to process each data input. applications use large input vectors, sometimes 29 containing data from a number of sources and require 30 these large amounts of data processed frequently. 31 32 may even be that an application requires reference

WO 00/45333 PCT/GB00/00277...

64

vectors updated during normal operation to provide an 1 adaptive solution, but the most computationally 2 3 intensive and time consuming phase of operation is network training. Some hardware ANN implementations, 4 5 such as those for the multi-layer perceptron, do not implement training as part of their operation, thereby 6 minimising the advantage of hardware implementation. 7 However, Modular Maps do implement the learning phase 8 of operation and, in so doing, maximise the potential 9 benefits of hardware implementation. Consequently, 10 consideration of the time required to train these 11 networks is appropriate. 12 13 The Modular Map and SOM algorithms have the same basic . 14 phases of operation, as depicted in the flowchart of 15 16 Fig. 14. When considering an implementation strategy in terms of partitioning the workload of the algorithm 17 and employing various scales of parallelism, the 18 potential speedup of these approaches should be 19 considered in order to minimise network training time. 20 Of the five operational phases shown in Fig. 14, only 21 two are computationally intensive and therefore 22 23 significantly affected by varying system parallelism. 24 These two phases of operation involve the calculation 25 of distances between the current input and the 26 reference vectors of all neurons constituting the 27 network, and updating the reference vectors of all 28 neurons in the neighbourhood of the active neuron (i.e. phases 2 and 5 in Fig. 14). 29 30 Partitioning \Re is not as simple as partitioning n, and 31

32 would require a little more pre-processing of input

65

data, but the approach could not be said to be overly 1 complex. However, when partitioning \Re , only one of the 2 inputs used to represent each of the feature space 3 dimensions will contain input stimuli for each input 4 pattern presented to the system. Consequently, it is 5 necessary to have a suitable mechanism to cater for 6 this eventuality, and the possible solutions are to 7 either set the system input to the min or max value 8 depending on which side of the domain of this input the 9 actual input stimuli is on, or do not use an input at 10 all if it does not contain active input stimuli. 11 12 The design of the Modular Map is of such flexibility 13 that inputs could be partitioned across the network 14 system in some interesting ways, e.g. inputs could be 15 taken directly to any level in the hierarchy. 16 Similarly, outputs can also be taken from any module in 17 the hierarchy, which may be useful for merging or 18 extracting different information types. There is no 19 compulsion to maintain symmetry within a hierarchy 20 which could lead to some novel configurations, and 21 consequently separate configurations could be used for 22 specific functionality and combined with other modules 23 and inputs to form systems with increasing complexity 24 of functionality. It is also possible to introduce 25 feedback into Modular Map systems which may enable the 26 creation of some interesting modular architectures and 27 expand possible functionality. 28 29 It may be possible to facilitate dynamically changing 30 context dependent pathways within Modular Map systems 31 by utilising feedback and the concepts of excitory and 32

WO 00/45333 PCT/GB00/00277.

66 inhibitory neurons as found in nature. This prospect 1 exists because the interface of a Modular Map allows 2 for the processing of only part of the input vector, 3 and supports the possibility of a module being 4 disabled. The logic for such inhibitory systems would 5 be external to the modules themselves, but could 6 greatly increase the flexibility of the system. Such 7 inhibition could be utilised in several ways to 8 facilitate different functionality, e.g. either some 9 inputs or the output of a module could be inhibited. 10 If insufficient inputs were available a module or 11 indeed a whole neural pathway could be disabled for a 12 single iteration, or if the output of a module were to 13 be within a specific range then parts of the system 14 could be inhibited. Clearly, the concept of an 15 excitory neuron would be the inverse of the above with 16 parts of the system only being active under specific 17 18 circumstances. 19 Training Times 20 21 Kohonen states that the number of training steps 22 required to train a single network is proportional to 23 network size. So let the number of training steps (s) 24 be equal to the product of the proportionality constant 25 (k) and the network size (N) (i.e. Number of training 26 steps required (s) = kN). From this simplified 27 mathematical model it can be seen that the total 28 training time (Tpar) will be the product of the number 29 of training steps required (s), the time required to 30 process each input vector (d), and the time required to 31

update each reference vector (d) i.e. Total training

67

time $(T_{par}) = 2ds$ (seconds), but $d = nt_d$ and s = kN, so 1 substituting and rearranging gives: 2 3 4 Equation 1.1 5 $T_{par} = 2Nnkt_d$ 6 This simplified model is suitable for assessing trends 7 in training times and shows that the total training 8 time will be proportional to the product of the network 9 size and the vector size, but the main objective is to 10 assess relative training times. 11 12 In order to assess relative training times consider two 13 separate implementations with identical parameters, 14 excepting that different vector sizes, or network 15 sizes, are used between the two systems such that 16 vector size n2 is some multiple (y) of vector size n1. 17 18 If $T_1 = 2Nn_1$ kt_d and $T_2 = 2Nn_2$ kt_d, then by rearranging 19 the equation for T_1 , $n_1 = T_1/(2Nkt_d)$ but, $n_2 = yn_1 =$ 20 $y(T_1/(2Nkt_d))$. By substituting this result into the 21 above equation for T_2 it follows that: 22 23 Equation 1.2 $T_2 = 2N y(T_1/(2Nkt_d)) kt_d = yT_1$ 24 25 The consequence of this simple analysis is that a 26 module containing simple neurons with small reference 27 vectors will train faster than a network of more 28 complex neurons with larger reference vectors. This 29 analysis can also be applied to changes in network size 30 where it shows that training time will increase with 31 increasing network size. Consequently, to minimise 32

1	training times both networks and reference vectors
2	should be kept to a minimum as is done with the Modular
3	Map.
4	
5	This model can be further expanded to consider
6	hierarchical configurations of Modular Maps. One of
7	the advantages of building a hierarchy of modules is
8	that large input vectors can be catered for without
9	significantly increasing the system training time.
10	
11	
12	In an embodiment of the invention with a hierarchical
13	modular structure, the training time is the total
14	training time for one layer plus the propagation delays
15	of all the others. The propagation delay of a module
16	(T_{prop}) is very small compared to its training time and
17	is approximately equal to the time taken for all
18	neurons to calculate the distance between their input
19	and reference vectors. This delay is kept to a minimum
20	because a module makes its output available as soon as
21	the active neuron has been determined, and before
22	reference vectors are updated. A consequence of this
23	type of configuration is that a pipelining effect is
24	created with each successive layer in the hierarchy
25	processing data derived from the last input of the
26	previous layer.
27	
28	
29	$T_{prop} = nt_d$ - Equation 1.3
30	
31	All modules forming a single layer in the hierarchy are
32	operating in parallel and a consequence of this

69

parallelism is that the training time for each layer is 1 2 equal to the training time for a single module. When several modules form such a layer in a hierarchy the 3 training time will be dictated by the slowest module at 4 that level which will be the module with the largest 5 input vector (assuming no modules are connected 6 7 laterally). 8 In this embodiment of the invention, a single Modular 9 Map has a maximum input vector size of 16 elements and 10 under most circumstances at least one module on a layer 11 will use the maximum vector size available, then the 12 vector size for all modules in a hierarchy (nh) can be 13 assumed to be 16 for the purposes of this timing model. 14 In addition, each module outputs only a 2-dimensional 15 result which creates an 8:1 data compression ratio so 16 17 the maximum input vector size catered for by a hierarchical Modular Map configuration will be 2 x 81 18 (where I is the number of layers in the hierarchy). 19 20 Consequently, large input vectors can be accommodated with very few layers in a hierarchical configuration 21 and the propagation delay introduced by these layers 22 23 will, in most cases, be negligible. It then follows that the total training time for a hierarchy (Th) will 24 25 be: 26 27 $T_h = 2Nn_hkt_d + (1-1)n_ht_d \approx 2Nn_hkt_d - Equation 1.4$ 28 By following a similar derivation to that used for 29 equation 1.2 it can be seen that: 30 31 Equation 1.5 32 $T_{par} \approx yT_h$

WO 00/45333 PCT/GB00/00277.

70

1 2 Where the scaling factor $y = n/n_h$. 3 This modular approach meets an increased workload with 4 an increase in resources and parallelism which results 5 6 in reduced training times compared to the equivalent 7 unitary network and, this difference in training times 8 is proportional to the scaling factor between the vector sizes (i.e. y). 9 10 Fig. 15 is a graph of the activation values (Manhattan 11 distances) of the active neuron for the first 100 12 training steps in an exemplary neural networking 13 14 application. 15 The data was generated for a 64 neuron Modular Map with 16 17 16 inputs using a starting neighbourhood covering 80% of the network. The first few iterations of the 18 training phase (less than 10) has a high value for 19 distances as can be seen from Fig. 15. However, after 20 21 the first 10 iterations there is little variation for the distances between the reference vector of the 22 active neuron and the current input. Thus, the average 23 24 activation value after this initial period is only 10, which would require only 10 subtraction operations to 25 find the active neuron. Consequently, although there 26 27 is a substantial overhead for the first few iterations, 28 this will be similar for all networks and can be regarded as a fixed overhead. Throughout the rest of 29 30 the training phase the overhead of calculating the active neuron is relatively insubstantial. 31 32

WO 00/45333 PCT/GB00/00277.

71

During the training phase of operation, reference 1 vectors are updated after the distances between the 2 current input and the reference vectors of all neurons 3 have been calculated. This process again involves the 4 calculation of differences between vector elements as 5 detailed above. Computationally this is inefficient 6 because these values have already been calculated 7 during the last operational phase. These differences 8 may be stored in suitable memory means in alternative 9 embodiments of the invention, however, in this 10 embodiment, these values are recalculated. 11 12 After the distance between each element has been 13 calculated these intermediate results are then 14 multiplied by the gain factor. The multiplication 15 phase is carried out by an arithmetic shifter mechanism 16 which is placed within the data stream and therefore 17 does not require any significant additional overhead 18 (see Fig. 11). The addition of these values to the 19 current reference vector affects the update time for a 20 neuron approximately equivalent to the original 21 summation operation carried out to determine the 22 differences between input and reference vectors. 23 Consequently, the time taken for a neuron to update its 24 reference vector is approximately equal to the time it 25 takes to calculate the distance, i.e. d (seconds), 26 because the processes involved are the same (i.e. 27 difference calculations and addition). 28 29 The number of neurons to have their reference vectors 30 updated in this way varies throughout the training 31 period, often starting with approximately 80% of the 32

72

network and reducing to only one by the end of 1 2 training. However, the time a Modular Map takes to 3 update a single neuron will be the same as it requires 4 to update all its neurons because the operations of 5 each neuron are carried out in parallel. 6 7 In general, according to one embodiment of the invention, when a neuron is presented with an input 8 9 vector it proceeds to calculate the distance between its reference vector and the current input vector using 10 a suitable distance metric, for example, the Manhattan 11 12 distance. 13 14 If the differences between vector elements are calculated in sequence, and consequently, when n 15 dimensional vectors are used, n separate calculations 16 are required. The time required by a neuron to 17 determine the distance for one dimension is td seconds, 18 19 thus for n dimensions the total time to calculate the distance between input and reference vectors (d) will 20 be nt_d seconds; i.e. 21 $d = nt_d$ (seconds). 22 23 The summation operation is carried out as the distance 24 between each element is determined and is therefore a 25 26 variable overhead dependent on the number of vector elements, and does not affect the above equation for 27 28 distance calculation time. The value for t_d has no 29 direct relationship to the time an addition or 30 subtraction operation will take for any particular device; it is the time required to calculate the 31 distance for a single element of a reference vector 32

73

including all variable overheads associated with this 1 operation. 2 3 4 Thus if all neurons are implemented in parallel, the total time required for all neurons to calculate the 5 6 distance will be equal to the time it takes for a single neuron to calculate its distance. Once neurons 7 have calculated their distances the active neuron has 8 to be identified before any further operations can be 9 carried out which involves all neurons simultaneously 10 subtracting one from their current distance value until 11 one neuron reaches a value of zero. This identifies 12 the active neuron (the neuron with minimum distance). 13 14 The vast majority of ANN implementations have been in 15 the form of simulations on traditional serial computer 16 systems which effectively offer the worst of both 17 worlds because a parallel system is being implemented 18 19 on a serial computer. As an approach to assessing the speedup afforded by parallel implementation the above 20 timing model can be modified. In addition, the 21 validity of this model can be assessed by comparing 22 predicted relative training times with actual training 23 times for a serial implementation of the Modular Map. 24 25 26 The main difference between parallel and serial implementation of the Modular Map is that the 27 functionality of each neuron in a serial implementation 28 is processed in turn which will result in a significant 29 increase in the time required to calculate the 30 Manhattan distances for all neurons in the network 31 compared to a parallel implementation. As the 32

WO-00/45333

PCT/GB00/00277

74

operations of neurons are processed in turn there will 1 also be a difference between the time required to 2 calculate Manhattan distances and update reference 3 The reason for this disparity with serial 4 vectors. implementation is that only a subset of neurons in the 5 network have their reference vectors updated, which 6 will clearly take less time than updating all neurons 7 constituting the network when each reference vector is 8 updated in turn. 9 10 The number of neurons to have their reference vectors 11 updated varies throughout the training period, for 12 example, it may start with 80% and reduces to only one 13 by the end of training. As this parameter varies with 14 time it is difficult to incorporate into a timing 15 model, but as the neighbourhood size is decreasing in a 16 17 regular manner the average neighbourhood size over the whole training period covers approximately 40% of the 18 network. The time required to update each reference 19 20 vector is approximately equal to the time required to calculate the distance for each reference vector, and 21 22 consequently the time spent updating reference vectors for a serial implementation will average 40% of the 23 24 time spent calculating distances. 25 26 In order to maintain simplicity of this model, the workload of updating reference vectors will be evenly 27 28 distributed among all neurons in the network and, consequently, the time required for a neuron to update 29 30 its reference vectors will be 40% of the time required for it to calculate the Manhattan distance, i.e. update 31 time = 0.4d (seconds). 32

WO 00/45333 PCT/GB00/00277.

75

1 2 In this case equation 1.1 becomes: 3 4 $T_{\text{serial}} = 1.4 \text{ N}^2 \text{ nkt}_d \text{ (seconds)}$ 5 Equation 1.6 6 7 This equation clearly shows that for serial implementation the training time will increase in 8 proportion to the square of the network size. 9 Consequently, the training time for serial 10 implementation will be substantially greater than for 11 parallel implementation. Furthermore, comparison of 12 equation 1.1 and 1.6 shows that $T_{serial} = 0.7NT_{par}$, i.e. 13 14 the difference in training time for serial and parallel 15 implementation will be proportional to the network 16 size. 17 In the Modular Map hierarchy data compression is 18 19 performed by successive layers in the hierarchy and 20 results in a situation where fewer neurons are required 21 in the output network of a hierarchy of Modular Maps than are required by a single SOM for the same problem. 22 23 In addition, Modular Maps can be combined both laterally and hierarchically to provide the 24 25 architecture suitable for numerous applications. 26 27 One application of the invention is to use a Modular 28 Map neural network to classify face data. The Modular 29 Maps can be combined in different ways and use 30 different data partitioning strategies. 31

WO 00/45333 PCT/GB00/00277.

76

In another example of an application of a simple 1 Modular Map neural network according to an embodiment 2 of the invention, ground anchorage data can be used to 3 illustrate that Modular Map hierarchies give 4 improvements in classification and clustering moving up 5 the hierarchy compared to conventional SOMs. 6 7 The Modular Map approach to face recognition results in 8 a hierarchical modular architecture which utilises a 9 'data overlap' approach to data partitioning. When 10 compared to the SOM solution for the face recognition 11 problem, Modular Maps offer better classification 12 results. When hierarchical configurations of Modular 13 Maps are created, the classification at the output 14 layer offers an improvement over that of the SOM 15 because the clusters of activations are more compact 16 and better defined for modular hierarchies. 17 clustering and classification improves moving up 18 through successive layers in a modular hierarchy such 19 that higher layers, i.e. layers closer to the output, 20 effectively perform higher, or more complex, 21 22 functionality. 23 The modular approach of the invention results in more 24 neurons being used than would be required for the 25 standard SOM. However, the RISC neurons used by 26 Modular Maps require considerably less resources than 27 the more complex neurons used by the SOM. 28 Map approach is also scaleable such that arbitrary 29 sized networks can be created whereas many factors 30 impose limitations on the size of monolithic neural 31 networks. In addition, as the number of neurons in a 32

77

modular hierarchy increases, so does the parallelism of 1 2 the system such that an increase in workload is met by an increase in resources to do the work. Consequently, 3 network training time will be kept to a minimum and 4 this will be less than would be required by the 5 equivalent SOM solution, with the savings in training 6 time for the Modular Map increasing with increasing 7 8 workload. 9 One embodiment of the invention comprises a chip 10 including at least one module and comprising the 11 following specifications: 12 a programmable SIMD array architecture; 13 a modular map or SOM algorithm implementation; 14 256 neurons per device; 15 16 dimension vector size; 16 8 bit precision; 17 on chip learning; 18 fully digital CMOS implementation; 19 3.3V power input; 20 operating temperature range of 0°C to 75°C; 21 2 Watt power dissipation; 22 68 pin LCC packaging; 23 clock speeds of 50 MHz or 100 MHz. 24 25 The 50MHz implementation has an average propagation 26 27 delay (Tprop) of 3.5 µsec, an operating performance of 1.2 GCPS and 0.675 GCUPS, 13 GIPS equivalent 28 instructions per second and an average training time of 29 0.9 seconds. 30

78

The 100MHz implementation has an average propagation 1 delay (T_{prop}) of 1.75 µsec, an operating performance of 2 2.4 GCPS and 1.35 GCUPS, 26 GIPS equivalent 3 instructions per second and an average training time of 4 5 0.45 seconds. 6 The expansion capabilities included up to 65,536 7 neurons per single neural array in laterally expanded 8 embodiments of the invention. For example, with 65,536 9 neurons, the operating performance could be 300 GCPS, 10 154 GCUPS, and the training time within 4 hours, for 11 example 3 hours 45 minutes with $T_{prop} = 3.5 \mu sec.$ 12 13 laterally expanded embodiments with 1,024 neurons, the operating performance could be 4.8 GCPS, 2.7 GCUPS, and 14 the training time within 4 minutes, for example 3.5 15 minutes, and $T_{prop} = 3.5 \mu sec.$ 16 17 The preferred network expansion mode is by way of a 18 hierarchical configuration using sub-space 19 classification, which results in an almost constant 20 training time irrespective of the number of neurons. 21 No maximum neural size is then imposed, or input vector 22 size limit applied. 23 24 In a hierarchical embodiment of the invention having a 25 two-layer hierarchy, a 2,304 neuron array would have a 26 maximum input vector dimension of 24. The hierarchy 27 operating performance would be 10.8 GCPS, 6 GCUPS with 28 a training time of 0.9 seconds and propagation delay 29 T_{prop} of 7 μ sec.

PCT/GB00/00277 WO 00/45333

	79
1	In an alternative hierarchical embodiment of the
2	invention having a four-layer hierarchy with 149,760
3	neurons, the maximum input vector dimension would be
4	8,192. The hierarchy operating performance would be
5	702 GCPS, 395 GCUPS with a training time of 0.9 seconds
6	and propagation delay T_{prop} of 14 µsec.
7	
8	Asymmetrical hierarchical structures can also be
9	implemented by the invention. Other clock speeds can
10	also be implemented in alternative embodiments of the
11	invention.
12	
13	Modifications and improvements may be made to the
14	foregoing without departing from the scope of the
15	present invention. Although the above description and
16	Appendix AA, which forms part of the specification,
17	describe the preferred forms of the invention as
18	implemented in special hardware, the invention is not
19	limited to such forms. The modular map and
20	hierarchical structure can equally be implemented in
21	software, as by a software emulation of the circuits
22	described above.
23	

Appendix AA forms part of this specification.

80

. 1 CLAIMS 2 A neural processing element (100) for use in a 3 neural network, the processing element comprising: 4 5 arithmetic logic means (50); an arithmetic shifter mechanism (52); 6 data multiplexing means (115,125); 7 memory means (56,57, 58, 59); 8 data input means (110) including at least one 9 input port; 10 data output means (120) including at least one 11 12 output port; and control logic means (54). 13 14 A neural processing element (100) as claimed in 15 2. 16 Claim 1, wherein each neural processing element (100) 17 is a single neuron in the neural network. 18 A processing element as claimed in Claim 1 or 2, 19 3. further including data bit-size indicator means. 20 21 A processing element as claimed Claim 3, wherein 22 the data bit-size indicator means enables operations on 23 24 different bit-size data values to be executed using the same instruction set. 25 26 A processing element as claimed in any one 27 28 preceding claim, further including at least one 29 register means. 30 31 A processing element as claimed in Claim 5, wherein the register means operates on different bit-32

WO 00/45333 PCT/GB00/00277.

81

size data in accordance with said data bit-size 1 2 indicator means. 3 7. A neural network controller (200) for controlling 4 5 the operation of at least one processing element (100) as claimed in any one of claims 1 to 6, the controller 6 7 (200) comprising control logic means (270, 280); 8 data input means (60) including at least one input 9 10 port; data output means (62) including at least one 11 12 output port; 13 data multiplexing means (290, 292, 294); memory means (64,68,280); 14 an address map (66); and 15 16 at least one handshake mechanism (210,220,230). 17 8. A neural network controller as claimed in Claim 7, 18 19 wherein the memory means includes programmable memory 20 means. 21 22 A neural network controller as claimed in Claim 7 or 8, wherein the memory means includes buffer memory 23 associated with said data input means and/or said data 24 25 output means. 26 27 10. A neural network module (300) comprising an array of neural processing elements (100) as claimed in any 28 one of Claim 1 to 6; and at least one neural network 29 controller (200) as claimed in any one of claims 7 to 30 31 9. 32

PCT/GB00/00277. WO 00/45333

82 1 11. A module (300) as claimed in claim 10, wherein the 2 number of processing elements (100) in the array is a 3 power of two. 4 A modular neural network comprising: 5 one module (300) as claimed in either claim 10 or 6 7 11, or at least two modules (300) as claimed in either 8 claim 10 or 11 coupled together. 9 A modular neural network as claimed in claim 14, 10 wherein the modules (300) are coupled in a lateral 11 12 expansion mode and/or a hierarchical mode. 13 14. A modular neural network as claimed in claim 12, 14 15 including synchronisation means to facilitate data input to the neural network. 16 17 15. A modular neural network as claimed in claim 14, 18 wherein said synchronisation means enables data to be 19 input only once when the modules (300) are coupled in 20 hierarchical mode. 21 A modular neural network as claimed in either claim 14 or claim 15, wherein the synchronisation means 24

22

23

includes the use of a two-line handshake mechanism. 25

26

27

17. A neural network device comprising a neural 28

- 29 network as claimed in any one of Claims 12 to 16,
- 30 wherein an array of processing elements (100) is
- 31 implemented on the neural network device with at least
- one module controller (200). 32

PCT/GB00/00277_.

WO 00/45333

83

1 18. A device as claimed in claim 17, wherein the **2** · device is a field programmable gate array (FPGA) 3

4 5

19. A device as claimed in claim 17, comprising one of 6

the following: a full-custom very large scale 7

integration (VLSI) device, a semi-custom VLSI device, 8

or an application specific integrated circuit (ASIC) 9

device. 10

11

A method of training a neural network comprising 12

the steps of: 13

device.

providing a network of neurons (100), wherein each 14

neuron(100) is reads an input vector applied to the 15

input of the neural network; 16

enabling each neuron (100) to calculate its 17

distance between the input vector and a reference 18

vector according to a predetermined distance metric, 19

wherein the neuron (100) with the minimum distance 20

between its reference vector and the current input 21

becomes the active neuron (100a); 22

outputting the location of the active 23

neuron(100a); and 24

updating the reference vectors for all neurons 25

(100) located within a neighbourhood around the active 26

neuron (100a). 27

28

21. A method as claimed in Claim 20, wherein the 29


predetermined distance metric is the Manhattan distance 30


metric. 31


84

- 1 22. A method as claimed in Claim 21, wherein each
- 2 neuron (100) of the neural network updates its
- 3 reference vector if it is located within a step-
- 4 function neighbourhood.

- 6 23. A method as claimed in Claim 22, wherein the step-
- 7 function neighbourhood is a square function
- 8 neighbourhood rotated by 45°.







SUBSTITUTE SHEET (RULE 26)




Fig. 4a




Fig. 4b




Fig. 4c




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9






Fig.10



SUBSTITUTE SHEET (RULE 26)






Fig. 11b






Fig. 13






Fig. 14







PCT/GB00/00277






Fig. 17








Fig. 18










SUBSTITUTE SHEET (RULE 26)








Fig. 26



SUBSTITUTE SHEET (RULE 26)

16/16



1

2 The present invention relates to neural networks and 3 . more particularly, but not exclusively, to an apparatus 4 for creating, and a method of training, a neural 5 network. 6 7 Artificial Neural Networks (ANNs) are parallel 8 information processing systems inspired by what is 9 known about the brain and the way it functions. They 10 offer a computing mechanism that differs significantly 11 from the conventional serial computer systems, not 12 simply because they process information in a parallel 13 manner but because they do not require explicit 14 information about the problems they are required to 15 tackle; instead they learn by example. However, rather 16 than being designed and built as computing platforms, 17 they are predominantly simulated on conventional serial 18 computing systems in software. For small networks this 19 approach is generally sufficient, especially when 20 considering the improvement in processing speed that 21 has been achieved in recent years. However, when 22 real-time systems and large networks are required, the 23 computational burden often requires other approaches. 24 25

"Neural Networks"

The basic neuron does very little computation on its 1 2 own but when large numbers of neurons are used, the total computation is often such that even the fastest 3 of serial computers is unable to train a network in a .4 reasonable time scale. The problem is exacerbated 5 because, the larger the network, the more training 6 7 steps are required and, consequently, the amount of computation required increases exponentially with 8 9 increasing network size. There is also the added 10 problem of inter-neuron communication, which also increases with increasing network size and must be 11 taken into account when attempting to implement 12 13 networks on parallel systems, because this communication can become a bottleneck, preventing 14 substantial speedups for parallel implementations. 15 16 When considering parallel implementation of ANNs, it is 17 important to consider how the system is to be 18 parallelised. This is dependent not only on the 19 20 underlying architecture/technology but also the 21 algorithm and sometimes on the intended application itself. However, there is often more than one approach 22 for any particular architecture and an understanding of 23 the consequences of partitioning strategies is of great 24 value. When using multi-processor systems, there are 25 two basic approaches to parallelising the Self-26 27 Organising Map (SOM) algorithm; either the functionality of the network can be partitioned such 28 that one processor may perform only one aspect of the 29 functionality of a neuron but performs this function 30 for a large number of neurons, or the network can be 31 partitioned so that a set of neurons (a set typically 32 33 consists of one or more neurons) is implemented on each 34 processor in the system. 35

Partitioning functionality of the network is an 36

PCT/GB00/00277 WO 00/45333

3

approach that has been used with transputer systems 1 and, normally results in an architecture known as a 2 systolic array. The basic principle of the systolic 3 array is that the traditional single processing element 4 is replaced by an array of processing elements with 5 inputs and outputs only occurring at each end of the 6 The processing that would traditionally be 7 carried out by a single processor is then divided 8 amongst the processor array. Normally, each processor 9 would perform some of the functionality of the network 10 and that function would only be performed by that 11 processor. The array then acts as a pipeline of 12 processors, with data flowing in at one end and results 13 flowing out of the other. Unfortunately, this approach 14 is generally only appropriate for moderately sized 15 networks because the inter-processor communication 16 overheads become unmanageable very quickly and adding 17 more processors does little or nothing to alleviate the 18 problem. 19 20 When partitioning the SOM wherein one or more neurons 21 are implemented on an individual processor, the 22 communication overhead is lessened when compared to 23 approaches that partition functionality but can still 24 become a bottleneck as network size increases. Coarse 25 grain parallelism is the term generally associated with 26 a number of neurons implemented on each processor 27 whereas fine grain parallelism is the term used when 28 only a single neuron is implemented on individual 29 processors. The communication overhead tends to become 30 more prominent as the number of neurons per processor 31 is reduced because traditional processors are 32 implemented on separate devices and communication 33 between devices has much greater overheads than 34 communication amongst neurons on the same device. 35 grain parallelism normally results in a Single

PCT/GB00/00277 WO 00/45333

Instruction stream Multiple Data stream (SIMD) system 1 and is suited to massively parallel architectures such 2 as the Connection Machine. 3 4 If the implementation medium is to be in hardware such 5 as very large scale integration (VLSI) or similar, then 6 it may be possible to increase the level of parallelism 7 to the extent of implementing each weight in parallel. 8 However, this approach does little to improve overall 9 parallelism of the system because only part of the 10 functionality is performed at the weight level and 11 consequently, such an approach does not lead to the 12 most effective use of resources. The approach adopted 13 is fine grain parallelism with a single processing 14 element performing the functionality of a single 15 To overcome some of the inter-processor 16 communication problems it is suggested that several 17 processors be implemented on a single device with 18 strong short range communications. 19 20 21 Neural Network Implementations 22 In an attempt to overcome the limitations of general 23 purpose parallel computing platforms some researchers 24 attempted to develop specialised neural network 25 computers. Such approaches attempt to develop 26 architectures best suited to neural networks but are 27 normally based on the traditional parallel 28 architectures listed above. Modifications to these 29 basic architectural approaches have often been used in 30 an attempt to overcome some of the traditional problems 31 such as inter-processor communication. Others have 32 attempted to modify existing parallel systems such as

the Connection Machine to improve their usefulness as

considered reconfigurable neurocomputer systems based

neurocomputing architectures. Some have even

33

34

35

5

1 on Field Programmable Gate Array Technology (FPGA) but 2 most neurocomputer systems, while useful for 3 investigating the possibilities of ANNs, are normally 4 too large and expensive to be used for many 5 applications. 6 Driven mainly by the application domain researchers 7 undertook to investigate direct hardware implementation 8 of ANNs, and as biological neural systems appear to be 9 analogue, there was a bias towards analogue 10 implementation. Indeed, analogue implementation of 11 ANNs appears to be beneficial in some ways, e.g. very 12 little hardware is required for the memory elements of 13 such a system. However, there are also many problems 14 with analogue implementation of ANNs because the 15 fundamental building block of such systems is the 16 capacitor. Due to the shortcomings of the capacitor, 17 18 such as its tendency to suffer from leakage, a variety of schemes were developed to overcome these weaknesses. 19 20 Macg et al proposed an analogue approach to 21 22 implementation of the SOM based on the use of currents to represent weight values. Such an approach may -23 provide a mechanism for generating high density 24 integration due to the small number of transistors 25 required for each neuron, but this approach uses 26 analogue synaptic weights based on current copiers, the 27 principle component of which is the capacitor, which is 28 prone to leakage. These leakage currents continuously 29 modify the value stored by the capacitor thereby 30 necessitating some form of refreshment to maintain 31 reasonable precision of weight values. The main cause 32 of this leakage is the reverse biased junction. Their 33 34 proposed method of refreshment uses a converter to periodically refresh each synaptic weight. 35 achieved by reading the current memorised by each cell 36

6

using successive approximation and then writing back to 1 the cell the next upper reference current. 2 claimed that this approach allows for on chip learning. 3 However, for the gain factor to reduce with time, as 4 prescribed by Kohonen, adjustments need to be made to 5 the reset signal, and for the neighbourhood to reduce 6 with time the period of one of the timing circuit 7 clocks must be adjusted. The impression given is that 8 these changes would require manual intervention. 9 leakage current of capacitors also appears to be the 10 main factor that would restrict the maximum number of 11 memory cells in this design. 12 13 A charge based approach to implementation was suggested 14 in "A Charge-Based On-Chip Adaptation Kohonen Neural 15 Network" which claims that such an approach would lead 16 to low power dissipation and compact device 17 configurations. The approach uses switched capacitor 18 circuits to store the weights and the adaptive weight 19 synapses used utilises parasitic capacitances between 20 two adjacent gates of the switched capacitor circuit to 21 determine the learning rate. This will give a fixed 22 learning rate, which will be different for each device 23 manufactured due to the difficulties in manufacturing 24 such components to exactly the same parameters from 25 device to device. Weight integrity is also a potential 26 problem area because, as with most analogue 27 implementations of neural networks, weight values are 28 stored by capacitors which have difficulty maintaining 29 the charge held, and consequently the weight value. 30 The authors of this paper attempt to address this issue 31 but, for weights not being updated during a cycle, they 32 simply regarded it as a forget effect. Unfortunately, 33 as the number of neurons on the device increases, so 34 too does the common node parasitic capacitance. This 35

will require the size of the storage electrode of each

7

neuron to be increased as network size increases to 1 2 compensate. 3 Perhaps the most successful analogue implementations 4 are those which utilise a pulse stream approach. 5 has long been known that biological neural systems use 6 pulses to communicate between cells and simple 7 oscillating circuits can be implemented in VLSI 8 relatively easily. Unfortunately, the problem of 9 analogue memory still overshadows such approaches. 10 The main advantage of pulse stream approaches is that 11 hardware requirements for the arithmetic units are very 12 low compared to the equivalent digital implementation; 13 in particular multipliers which can be implemented in 14 an analogue fashion using only three transistors 15 require many gates for digital systems. 16 17 The problems of implementing digital multipliers and 18 storing weight values provide two reasons that most 19 digital implementations of the SOM have been restricted 20 to small network sizes and are often only coprocessors 21 rather than fully parallel implementations. The other 22 main factor that has made a significant contribution to 23 limiting network size is the inter-neuron communication 24 overhead which increases exponentially with network 25 size. Consequently, most fully digital implementations 26 of the SOM require some modification to Kohonen's 27 original algorithm, e.g. Ienne et al suggest two 28 29 alternative modifications to the SOM algorithm for digital implementation. Van den Bout et al also 30 propose an all digital implementation of the SOM and 31 32 investigate a rapid prototyping approach towards neural network hardware development. This is facilitated by 33 the use of Xilinx field programmable gate arrays 34 (FPGAs) which provide a flexible platform for such 35 endeavours and speed up construction time compared to 36

8

VLSI development. Their approach uses stochastic 1 signals to allow pseudo-analogue computation to be 2 carried out using space efficient digital logic. 3 Markovian learning algorithm is used to simplify that 4 suggested by Kohonen and the Manhattan distance metric 5 is used in place of Euclidean distance to simplify 6 distance calculations. Their approach towards the 7 implementation of the SOM is later reiterated when they 8 describe their VLSI implementation, TInMann. 9 10 Saarinen et al propose a fully digital approach to the 11 implementation of Kohonen's SOM in order to create a 12 neural coprocessor for PC based systems. 13 approach uses three Xilinx XC3090 FPGAs to create 16 14 processing elements, and RAM to store both weight and 15 input vector values. The host computer initialises the 16 random weight values, loads up the input vector values 17 and sets the network parameters (i.e. network size, 18 number of inputs, gain factor and number of training 19 steps). After the host computer has set these 20 parameters the coprocessor system then trains the 21 network according to the pre-specified parameters until 22 training is complete. The architecture of the system 23 consists of three main elements; a distance and update 24 unit (DUU), a distance comparator unit (DCU) and an 25 address control unit (ACU), each implemented on a 26 separate FPGA which is clearly a partitioning of the 27 network functionality and is not likely to be scaleable 28 due to the communication overheads. In addition, this 29 implementation does not implement the standard SOM but, 30 a rather limited, one dimensional version. 31 32 While more obvious than many of the digital 33 implementation approaches used, that of Saarinen is 34. rather typical in that it partitions functionality. 35 Most digital implementations appear to do the same, but 36

9

they maintain the whole system on a single device. 1 rationale behind this is that when using digital 2 multipliers, vast resources are normally required to 3 implement them, so it is often more effective to have a 4 limited number but to make them fast. To avoid using 5 excessive resources for the Modular Map implementation, 6 very limited reduced instruction set computers (RISC) 7 processors are suggested that use an alternative 8 approach to multiplication which will only require a 9 fraction of the resources needed to implement a 10 traditional digital multiplier. In addition, while 11 minor modifications to Kohonen's algorithm are made, 12 its basic operation and two dimensional nature are 13 maintained. 14 15 The paper by Ruping et al presented simultaneously with 16 the paper by Lightowler et al presents a fully digital 17 hardware implementation of the SOM which incorporates 18 some of the same ideas as does the Modular Map design. 19 To facilitate hardware implementation Ruping et al also 20 use Manhattan distance instead of Euclidean distance 21 and the gain factor is restricted to negative powers of 22 two. A system comprising 16 devices is outlined and 23 performance information is presented in terms of the 24 operating speed of the system etc. Each of their 25 devices implements 25 neurons as separate processing 26 elements and allows for network size to be increased by 27 using several devices. However, these devices only 28 contain neurons; there is no local control for the 29 neurons on a device. An external controller is 30 required to interface with these devices and control 31 the actions of their constituent neurons. 32 Consequently, these devices are not autonomous as are 33 Modular Maps and only lateral expansion which creates a 34 Single Instruction stream Multiple Data stream (SIMD) 35 architecture has been considered as an approach towards 36

36

creating larger network sizes. 1 2 There have also been some commercial hardware 3 implementations of ANNs, the number of which has been 4 steadily growing over the last few years. They 5 generally offer a speedup of around an order of 6 7 magnitude compared to implementation on a PC alone but are predominantly coprocessors rather than stand alone 8 systems and are not normally scaleable. However, while 9 10 some of these implementations are only able to implement a single ANN paradigm, most use digital 11 signal processing (DSP) chips, transputers or standard 12 13 microprocessors, thereby allowing the system to be programmable to some extent and implement a range of 14 15 standard ANNs. 16 The commercially available approach to implementation, 17 (i.e. accelerator cards) offers the slowest speedup of 18 19 the main implementation approaches but can still offer a significant speedup compared to simulation on 20 standard PC systems and the growing number available on 21 the market suggests that they are useful for a range of 22 applications. General purpose multiprocessor systems 23 offer a further speedup but large scale systems 24 normally have significant communication overheads. 25 Some researchers have attempted to modify standard 26 multiprocessor architectures to improve their 27 application to ANNs and have increased achievable 28 speedup by doing so but while these systems have been 29 useful in ANN research, they are not fully scaleable 30 31 and require significant financial outlay. The greatest speedups for ANN implementations have been achieved by 32 33 dedicated neural network chips but the problem again has been that these systems are limited to relatively 34 small scale systems. As an approach towards developing 35

scaleable neural network systems, there have been some

PCT/GB00/00277 WO 00/45333

11

attempts at developing modular systems. 1

2 3

36

Modular Systems

4 There is considerable evidence to suggest that 5 biological neural systems have a modular organisation 6 at various levels. At a macroscopic level, for 7 example, it has been found that some people have no 8 connection between the left and right hemispheres of 9 the brain, which does bring with it certain problems, 10 but they are still able to function in a near to normal 11 way, which shows that each hemisphere is able to 12 function independently. However, it has also been 13 noted that, while each hemisphere is almost identical 14 physiologically, they specialise in functionality. 15 When one begins to look closer at the cerebral 16 hemisphere one finds that different functionality is 17 found at different regions, even though these regions 18 show a modular organisation and are made up of 19 geometrically defined repetitive units. Research by 20 Murre and Sturdy also supports this view of a modular 21 organisation in their attempt at a quantitative 22 analysis of the brain's connectivity. 23 interest that this modularity is also seen in relation 24 to the topological maps formed in the neo-cortex, e.g. 25 somatosensory maps for different parts of the body are 26 found at different parts of the cerebral cortex and 27 similar maps for other senses such as sound (tonotopic 28 maps) are found in different regions again. 29 evidence suggests that while the concept of topological 30 maps which form the basis for Kohonen's self organising 31 map is valid, it also suggests that the brain contains 32 many of these maps. Consequently, it is reasonable to 33 suggest that when attempting to develop scaleable, and 34 particularly when trying to develop large scale 35 implementations of the SOM, that a modular approach

12

1 should be considered. 2 Researchers such as Happel and Murre have approached 3 neural network design as an evolutionary process using 4 genetic algorithms to determine network architectures. 5 Their investigations into the design of modular neural 6 networks using the CALM module are intended as a study 7 to assist with understanding of the relationship 8 between structure and functionality in the brain but 9 they present some findings that may also assist with 10 the development of information processing systems. 11 They found that the best performing network 12 architectures derived with their approach reproduced 13 characteristics of the vision system with the 14 organisation of coarse and fine processing of stimuli 15 in different pathways. They also present a range of 16 evidence that supports the belief that the brain is 17 highly organised and modular in its architecture. 18 19 The basic premise on which modular neural network 20 systems are developed is that the computation performed 21 by the network is decomposed into two or more separate 22 modules which operate as individual entities. Not only 23 can such approaches improve scaleability but 24 considerable savings can be made on the learning times 25 required for large networks, which are often rather 26 slow. In addition, the generalisation abilities of 27 large networks are often poor, whereas systems composed 28 of several modules do not appear to suffer from this 29 drawback. Research carried out by Jacobs et al using 30 modules composed of Multi Layer Perceptrons (MLPs) used 31 competition to split the input space into overlapping 32 regions. Their work found that the modular approach 33

had much improved training times compared to single

large networks and gave better performance, especially

where there were discontinuities within classes in the

34

35

13

original input space. They also found, when building 1 hierarchies of such systems, an architecture they refer 2 to as a hierarchical mixture of experts, that the 3 results yielded a probabilistic approach to decision tree modelling. Others, such as Hansen and Salamon, 5 have considered ensembles of neural networks as a means 6 of improving classification. Essentially the ensemble 7 approach involves training several networks on the same 8 9 task to achieve a more reliable output. 10 11 A modular approach to implementation of the SOM is a valid alternative to the more traditional approaches 12 which attempt to create single networks. Other authors 13 such as Helge Ritter have also presented research 14 supporting a modular approach for the SOM. There also 15 appears to be a sound basis for modularity in 16 biological systems and, while no attempt is being made 17 to replicate biological systems, they are nevertheless 18 the initial inspiration for artificial neural networks. 19 It is also pertinent to consider that, while Man has 20 21 only been attempting to develop computing systems for a 22 matter of centuries, natural evolution had produced a range of biological computers long before Man was on 23 this earth. Even with the latest of modern technology, 24 Man is unable to create computers that surpass the 25 computing abilities of biological systems, so it is 26 suggested that Man should continue to learn from 27 28 nature. 29 According to a first aspect of the present invention, 30 there is provided a neuron for use in a neural network, 31 the neuron comprising 32 an arithmetic logic unit; 33 34 a shifter mechanism; a set of registers; 35 36 an input port;

WO 00/45333

```
1
           an output port; and
 2
           control logic.
 3
      According to a second aspect of the present invention,
 4
      there is provided a module controller for controlling
      the operation of at least one neuron, the controller
 6
      comprising
 7
           an input port;
 8
 9
           an output port;
           a programmable read-only memory;
10
           an address map;
11
           an input buffer; and
12
13
           at least one handshake mechanism.
14
      According to a third aspect of the present invention,
15
      there is provided a neuron module, the module
16
17
      comprising
           at least one neuron; and
18
19
           at least one module controller.
20
      Preferably, the at least one neuron and the at least
21
      one module controller are implemented on one device.
22
      The device is typically a field programmable gate array
23
24
      (FPGA) device. Alternatively, the device may be a
      full-custom very large scale integration (VLSI) device,
25
      a semi-custom VLSI or an application specific
26
27
      integrated circuit (ASIC).
28
      According to a fourth aspect of the present invention
29
30
      there is provided a neural network, the network
      comprising
31
32
           at least two neuron modules coupled together.
33
      Typically, the neuron modules are coupled in a lateral
34
35
      expansion mode. Alternatively, the neuron modules may
      be coupled in a hierarchical mode. Optionally, the
36
```

15

neuron modules may be coupled in a combination of 1 lateral expansion modes and hierarchical modes. 2 3 In lateral expansion mode, the at least two neuron 4 modules are typically connected on a single plane. 5 Data is preferably input to the modules in the network 6 only once. Thus, the modules forming the network are 7 synchronised to facilitate this. The modules are 8 preferably synchronised using a two-line handshake 9 mechanism. The two-line mechanism typically has two 10 states. The two states typically comprise a wait state 11 and a data ready state. The wait state typically 12 occurs where a sender and/or a receiver is not ready 13 for the transfer of data from the sender to the 14 receiver or vice versa. The data ready state typically 15 occurs when both the sender and receiver are ready for 16 data transfer. Data transfer follows immediately the 17 data ready state occurs. 18 19 The neuron modules typically comprise at least one 20 neuron, and at least one module controller. 21 22 Typically, the number of neurons in a module is a power 23 The number of neurons in a module is 24 of two. preferably 256. Any number of neurons may be used in a 25 module, but the number of neurons is preferably a power 26 of two. 27 28 A neuron typically comprises an arithmetic logic unit, 29 a shifter mechanism, a set of registers, an input port, 30 an output port, and control logic. 31 32 The arithmetic logic unit (ALU) typically comprises an 33 adder/subtractor unit. The ALU is typically at least a 34 4-bit adder/subtractor unit, and preferably a 12-bit 35 adder/subtractor unit. The adder/subtractor unit 36

WO 00/45333 PCT/GB00/00277_

16

typically includes a carry lookahead adder (CLA). 1 2 The ALU typically includes at least two flags. A zero 3 flag is typically set when the result of an arithmetic 4 operation is zero. A negative flag is typically set 5 when the result of an arithmetic operation is negative. 6 7 The ALU typically further includes at least two 8 registers. A first register is typically located at 9 one of the inputs to the ALU. A second register is 10 typically located at the output from the ALU. 11 second register is typically used to store data until 12 it is ready to be transferred eg stored. 13 14 The shifter mechanism typically comprises an arithmetic 15 The arithmetic shifter is typically 16 implemented using flip-flops. The shifter mechanism is 17 preferably located in a data stream between the output 18 of the ALU and the second register of the ALU. 19 location increases the flexibility of the neuron and 20 increases the simplicity of the design. 21 22 The control logic typically comprises a reduced 23 instruction set computer (RISC). The instruction set 24 typically comprises thirteen different instructions. 25 26 The module controller typically comprises an input 27 port, an output port, a programmable read-only memory, 28 an address map, an input buffer, and at least one 29 30 handshake mechanism. 31 The programmable read-only memory (PROM) typically 32 contains the instructions for the controller and/or the 33 subroutines for the at least one neuron. 34 35 The address map typically allows for conversion between

17

a real address and a virtual address of the at least 1 one neuron. The real address is typically the address 2 of a neuron on the device. The virtual address is 3 typically the address of the neuron within the network. 4 The virtual address is typically two 8-bit values 5 corresponding to X and Y co-ordinates of the neuron on 6 the single plane. 7 8 9 The at least one handshake mechanism typically includes 10 a synchronisation handshake mechanism for synchronising data transfer between a sender and a receiver module. 11 The synchronisation handshake mechanism typically 12 13 comprises a three-line mechanism. The three-line 14 mechanism typically has three states. The three states 15 typically comprise a wait state, a no device state and a data ready state. The wait state typically occurs 16 17 where a sender and/or a receiver is not ready for the transfer of data from the sender to the receiver or 18 19 vice versa. The no device state is typically used where inputs are not present. Thus, reduced input 20 vector sizes may be used. The no device state may also 21 be used to prevent the controller from malfunctioning 22 when an input stream(s) is temporarily lost or stopped. 23 24 The data ready state typically occurs when both the 25 sender and receiver are ready for data transfer. Data transfer follows immediately when the data ready state 26 occurs. The three-line mechanism typically comprises 27 two outputs from the receiver and one output from the 28 sender. The advantage of the three-line mechanism is 29 that no other device is required to facilitate data 30 transmission between the sender and receiver or vice 31 versa. Thus, the transmission of data is directly from 32 point to point. 33 34 According to a fifth aspect of the present invention 35 there is provided a method of training a neural 36

1	network, the method comprising the steps of
2	providing a network of neurons;
3	reading an input vector applied to the input of
4	the neural network;
5	calculating the distance between the input vector
6	and a reference vector for all neurons in the network;
7	finding the active neuron;
8	outputting the location of the active neuron; and
9	updating the reference vectors for all neurons in
10	a neighbourhood around the active neuron.
11	
12	A distance metric is typically used to calculate the
13	distance between the input vector and the reference
14	vector. Preferably, the Manhattan distance metric is
15	used. Alternatively, a Euclidean distance metric may
16	be used.
17	
18	Calculation of the Manhattan distance preferably uses a
19	gain factor. The value of the gain factor is
20	preferably restricted to negative powers of two.
21	
22	The network of neurons typically comprises a neural
23	network. The neural network typically comprises at
24	least two neuron modules coupled together.
25	
26	Typically, the neuron modules are coupled in a lateral
27	expansion mode. Alternatively, the neuron modules may
28	be coupled in a hierarchical mode. Optionally, the
29	neuron modules may be coupled in a combination of
30	lateral expansion modes and hierarchical modes.
31	
32	In lateral expansion mode, the at least two neuron
33	modules are typically connected on a single plane.
34	Data is preferably input to the modules in the network
35	only once. Thus, the modules forming the network are
36	synchronised to facilitate this. The modules are

preferably synchronised using a two-line handshake 1 mechanism. The two-line mechanism typically has two 2 states. The two states typically comprise a wait state 3 and a data ready state. The wait state typically 4 occurs where the sender and/or the receiver is not 5 ready for the transfer of data from the sender to the 6 7 receiver or vice versa. The data ready state typically occurs when both the sender and receiver are ready for 8 data transfer. Data transfer follows immediately the 9 data ready state occurs. 10 11 The neuron modules typically comprise at least one 12 neuron, and at least one module controller. 13 14 Preferably, the at least one neuron and the at least 15 one module controller are implemented on one device. 16 The device is typically a field programmable gate array 17 (FPGA) device. Alternatively, the device may be a 18 full-custom very large scale integration (VLSI) device, 19 20 a semi-custom VLSI or an application specific integrated circuit (ASIC). 21 22 Typically, the number of neurons in a module is a power 23 of two. The number of neurons in a module is 24 preferably 256. Any number of neurons may be used in a 25 module, but the number of neurons is preferably a power 26 27 of two. 28 A neuron typically comprises an arithmetic logic unit, 29 a shifter mechanism, a set of registers, an input port, 30 an output port, and control logic. 31 32 The arithmetic logic unit (ALU) typically comprises an 33 adder/subtractor unit. The ALU is typically at least a 34 4-bit adder/subtractor unit, and preferably a 12-bit 35 adder/subtracter unit. The adder/subtractor unit 36

typically includes a carry lookahead Adder (CLA).

1

20

2 3 The ALU typically includes at least two flags. A zero flag is typically set when the result of an arithmetic operation is zero. A negative flag is typically set 5 when the result of an arithmetic operation is negative. 7 8 The ALU typically further includes at least two 9 registers. A first register is typically located at 10 one of the inputs to the ALU. A second register is typically located at the output from the ALU. 11 second register is typically used to store data until 12 it is ready to be transferred eg stored. 13 14 The shifter mechanism typically comprises an arithmetic 15 The arithmetic shifter is typically 16 shifter. implemented using flip-flops. The shifter mechanism is 17 preferably located in a data stream between the output 18 19 of the ALU and the second register of the ALU. location increases the flexibility of the neuron and 20 increases the simplicity of the design. 21 22 The control logic typically comprises a reduced 23 instruction set computer (RISC). The instruction set 24 typically comprises thirteen different instructions. 25 26 The module controller typically comprises an input 27 port, an output port, a programmable read-only memory, 28 29 an address map, an input buffer, and at least one handshake mechanism. 30 31 32 The programmable read-only memory (PROM) typically 33 contains the instructions for the controller and/or the 34 subroutines for the at least one neuron. 35 The address map typically allows for conversion between 36

21

a real address and a virtual address of the at least 1 one neuron. The real address is typically the address 2 of a neuron on the device. The virtual address is 3 typically the address of the neuron within the network. 4 The virtual address is typically two 8-bit values 5 corresponding to X and Y co-ordinates of the neuron on 6 7 the single plane. 8 The at least one handshake mechanism typically includes 9 a synchronisation handshake mechanism for synchronising 10 data transfer between a sender and receiver module. 11 The synchronisation handshake mechanism typically 12 comprises a three-line mechanism. The three-line 13 mechanism typically has three states. The three states 14 typically comprise a wait state, a no device state and 15 a data ready state. The wait state typically occurs 16 where the sender and/or the receiver is not ready for 17 the transfer of data from the sender to the receiver or 18 vice versa. The no device state is typically used 19 where inputs are not present. Thus, reduced input 20 vector sizes may be used. The no device state may also 21 be used to prevent the controller from malfunctioning 22 when an input stream(s) is temporarily lost or stopped. 23 The data ready state typically occurs when both the 24 sender and receiver are ready for data transfer. Data 25 transfer follows immediately when the data ready state 26 occurs. The three-line mechanism typically comprises 27 two outputs from the receiver and one output from the 28 The advantage of the three-line mechanism is sender. 29 that no other device is required to facilitate data 30 transmission between the sender and receiver or vice 31 versa. Thus, the transmission of data is directly from 32 point to point. 33 34 35

22 Embodiments of the present invention shall now be 1 described, with reference to the accompanying drawings 2 in which:-3 Fig. la is a unit circle for a Euclidean distance 4 5 Fig. 1b is a unit circle for a Manhattan distance 6 7 metric: Fig. 2 is a graph of gain factor against training 8 9 time; Fig. 3 is a diagram showing neighbourhood 10 11 function: Figs 4a-c are examples used to illustrate an 12 elastic net principle; 13 Fig. 5 is a schematic diagram of a single Modular 14 Map; 15 Fig. 6 is a schematic diagram of laterally 16 combined Maps; 17 Fig. 7 is a schematic diagram of hierarchically 18 combined Maps; 19 Fig. 8 is a scatter graph showing input data 20 supplied to the network of Fig. 7; 21 Fig. 9 is a Voronoi diagram of a module in an 22 input layer I of Fig. 7; 23 Fig. 10 is a diagram of input layer activation 24 regions for a level 2 module with 8 inputs; 25 Fig. 11 is a schematic diagram of a Reduced 26 Instruction Set Computer (RISC) neuron; 27 Fig. 12 is a schematic diagram of a module 28 controller system; 29 Fig. 13 is a state diagram for a three-line 30 handshake mechanism; 31 Fig. 14 is a flowchart showing the main processes 32 involved in training a neural network; 33 Fig. 15 is a graph of activations against training 34 steps for a typical neural net; 35

Fig. 16 is a graph of training time against

1	network size using 16 and 99 element reference
2	vectors;
3	Fig. 17 is a log-linear plot of relative training
4	times for different implementation strategies for
5	a fixed input vector size of 128 elements;
6	Fig. 18 is example greyscale representation of the
7	range of images for a single subject used in a
8	human face recognition application;
9	Fig. 19a is an example activation pattern created
10	by the same class of data for a modular map shown
11	in Fig. 23;
12	Fig. 19b is an example activation pattern created
13	by the same class of data for a 256 neuron self-
14	organising map (SOM);
15	Fig. 20 is a schematic diagram of a modular map
16	(configuration 1);
17	Fig. 21 is a schematic diagram of a modular map
18	(configuration 2);
19	Fig. 22 is a schematic diagram of a modular map
20	(configuration 3);
21	Fig. 23 is a schematic diagram of a modular map
22	(configuration 4);
23	Figs 24a to 24e are average time domain signals
24	for a 10kN, 20kN, 30kN, 40kN and blind ground
25	anchorage pre-stress level tests, respectively;
26	Figs 25a to 25e are average power spectrum for the
27	time domain signals in Figs 24a to 24e
28	respectively;
29	Fig. 26 is an activation map for a SOM trained
30	with the ground anchorage power spectra of Figs
31	25a to 25e;
32	Fig. 27 is a schematic diagram of a modular map
33	(configuration 5);
34	Fig. 28 is the activation map for module 0 in Fig.
35	27;
36	

1	Fig. 29 is the activation map for module 1 in Fig.
2	27;
3	Fig. 30 is the activation map for module 2 in Fig.
4	27;
5	Fig. 31 is the activation map for module 3 in Fig.
6	27; and
7	Fig. 32 is the activation map for an output module
8	(module 4) in Fig. 27.
9	
10	As an approach to overcoming the constraints of unitary
11	artificial neural networks a modular implementation
12	strategy for the Self-Organising Map (SOM) can be used.
13	The basic building block of this system is the Modular
14	Map which is itself a parallel implementation of the
15	SOM. Kohonen's original algorithm has been maintained,
16	excepting that parameters have been quantised and the
17	Euclidean distance metric used as standard has been
18	replaced by Manhattan distance. Each module contains
19	sufficient neurons to enable it to do useful work as a
20	stand alone system. However, the Modular Map design is
21	such that many modules can be connected together to
22	create a wide variety of configurations and network
23	sizes. This modular approach results in a scaleable
24	system that meets an increased workload with an
25	increase in parallelism and thereby avoids the usually
26	extensive increases in training times associated with
27	unitary implementations.
28	
29	Background
30	
31	Arr important premise on which the Modular Map has been
32	developed is its ability to form topological maps of
33	the input space, a phenomenon which has been likened to
34	the 'neuronal maps' of the brain which are found in
35	regions of the neo-cortex associated with various
36	senses. The formation of such topology preserving maps

25

occurs during the learning process defined for the Self 1 2 Organising Map (SOM).

3 In the Modular Map implementation of the SOM the 4 multidimensional Euclidean input space Rn, where R 5 covers the range (0, 255) and $(0 < n \le 16)$, is 6 mapped to a two dimensional output space .92 (where the 7 upper limit on 9 is variable between 8 and 255) by way 8 of a non-linear projection of the probability density 9 function. Each neuron in the network has a reference 10 vector $m_i = [\mu_{i1}, \mu_{i2}, \ldots, \mu_{in}] \in \Re^n$ where μ_{ij} are 11 scalar weights, i is the neuron index and j the weight 12 index.

13 14

An input vector $x = [\epsilon_1, \epsilon_2, \ldots, \epsilon_n] \in \mathbb{R}^n$ is presented 15 to all neurons in the network where the closest 16 matching reference vector (codebook vector) C 17 is determined, i.e. 18

$$\sum_{j=0}^{n} |\xi_j - \mu_{cj}| = \min\{\sum_{j=0}^{n} |\xi_j - \mu_{ij}|\}_{i=1}^{k}$$

where k = network size. 21

22 23

24 25

26

27

28

29

30

The neuron with minimum distance between its codebook vector and the current input (i.e. greatest similarity) becomes the active neuron. A variety of distance metrics can be used as a measure of similarity, the Euclidean distance being the most popular. However, it should be noted that the distance metric being used here is Manhattan distance, known to many as the L, metric of the family of Minkowski metrics, i.e. the distance between two points a and b is

31 32

33
$$L_p = (|a-b|^p + |a-b|^p)^{1/p}$$

34

Clearly, Euclidean distance would be the L2 metric 35 36 under Minkowski's scheme. An idea of these two

26

distance functions can be gained by plotting the unit 1 circle for both metrics. Fig la shows the unit circle 2 for the Euclidean metric, and Fig. 1b shows the unit 3 circle for the Manhattan metric. 4 5 6 The Manhattan distance metric is both simple to implement and a reasonable alternative to the Euclidean 7 distance metric which is rather expensive to implement 8 9 in terms of hardware due to the need to calculate squares of the distances involved. 10 11 After the active neuron has been identified reference 12 vectors are updated to bring them closer to the current 13 input vector. The amount by which codebook vectors are 14 changed is determined by their distance from the input, 15 and the current gain factor $\alpha(t)$. If neurons are 16 within the neighbourhood of the active neuron then 17 their reference vectors are updated, otherwise no 18 19 changes are made. 20 21 $m_i(t+1) = m_i(t) + \alpha(t)[x(t) - m_i(t)]$ if $i \in N_c(t)$ 22 23 and 24 25 $m_i(t+1) = m_i(t)$ if $i \notin N_c(t)$ 26 27 28 where $N_c(t)$ is the current neighbourhood and t = 0, 1, 29 30 2.... 31 32 Both the gain factor and neighbourhood size decrease 33 with time from their original start-up values 34 throughout the training process. Due to implementation considerations these parameters are constrained to a 35 range of discreet values rather than the continuum 36

suggested by Kohonen. However, the algorithms chosen 1 2 to calculate values for gain and neighbourhood size facilitate convergence of codebook vectors in line with Kohonen's original algorithm. 4 5 The gain factor $\alpha(t)$ being used by the Modular Map is 6 restricted to negative powers of two to simplify 7 implementation. Fig. 2 is a graph of gain factor $\alpha(t)$ 8 against training time when the gain factor $\alpha(t)$ is 9 restricted to negative powers of two. By restricting 10 the gain factor $\alpha(t)$ in this way it is possible to use 11 a bit shift operation for multiplication rather than 12 requiring an additional hardware multiplier which would 13 clearly require more hardware and increase the 14 complexity of the implementation. This approach does 15 not unduly affect the performance of the algorithm and 16 is suitable for simplifying hardware requirements. 17 18 A square, step function neighbourhood, one of several 19 approaches suggested by Kohonen, could be defined by 20 the Manhattan distance metric. This approach to 21 defining the neighbourhood has the effect of rotating 22 the square through 45 degrees and can be used by 23 individual neurons to determine if they are in the 24 25 current neighbourhood when given the index of the active neuron (see Fig. 3). Fig. 3 is a diagram 26 showing the neighbourhood function when a square, step 27 function neighbourhood is used. When all these 28 parameters are combined to form the Modular Map it has 29 the same characteristics as the self-organising map and 30 gives comparable results when evaluated. 31 architecture of the Modular Map was also designed to 32 allow for expansion by combining many such modules 33 together to create larger maps while avoiding the usual 34 communications bottleneck and maintaining 35 self-organising map behaviour. 36

35

36

1 Stand Alone Maps 2 3 If, for visualisation purposes, a simplified case of 4 the Modular Map is considered where only three 5 dimensions are used as inputs, then a single map would 6 be able to represent an input space enclosed by a cube 7 and each dimension would have a possible range of 8 values between 0 and 255. With only the simplest of 9 pre-processing this cube could be placed anywhere in the input space \Re^n where \Re covers the range $(-\infty \text{ to } +\infty)$, 10 and the codebook vector of each neuron within the 11 module would give the position of a point somewhere 12 within this feature space. The implementation 13 suggested would allow each vector element to hold 14 15 integer values within the given scale, so there are a finite number of distinct points which can be 16 17 represented within the cube (i.e. 2563). Each of the points given by the codebook vectors has an 'elastic' 18 sort of bond between itself and the point denoted by 19 the codebook vectors of neighbouring neurons so as to 20 form an elastic net (Fig. 4). 21 22 23 Figs 4a to 4c shows a series of views of the elastic net when an input is presented to the network. 24 25 figures show the point position of reference vectors in 26 three dimensional Euclidean space along with their elastic connections. For simplicity, reference vectors 27 are initially positioned in the plane with z=0, the 28 29 gain factor $\alpha(t)$ is held constant at 0.5 and both 30 orthogonal and plan views are shown. After the input has been presented, the network proceeds to update 31 reference vectors of all neurons in the current 32 neighbourhood. In Fig. 4b, the neighbourhood function 33 has a value of three. In Fig. 4c the same input is 34

presented to the network for a second time and the

neighbourhood is reduced to two for this iteration.

Note that the reference points around the active neuron 1 become close together as if they were being pulled 2 towards the input by elastic bonds between them. 3 Inputs are presented to the network in the form of 5 multi-dimensional vectors denoting positions within the 6 feature space. When an input is received, all neurons 7 in the network calculate the similarity between their 8 codebook vectors and the input using the Manhattan 9 distance metric. The neuron with minimum Manhattan 10 distance between its codebook vector and the current 11 input, (i.e. greatest similarity) becomes the active 12 neuron. The active neuron then proceeds to bring its 13 codebook vector closer to the input, thereby increasing 14 their similarity. The extent of the change applied is 15 proportional to the distance involved, this 16 proportionality being determined by the gain factor 17 $\alpha(t)$, a time dependent parameter. 18 19 However, not only does the active neuron update its 20 codebook vector, so too do all neurons in the current 21 neighbourhood (i.e. neurons topographically close to 22 the active neuron on the surface of the map up to some 23 geometric distance defined by the neighbourhood 24 function) as though points closely connected by the 25 elastic net were being pulled towards the input by the 26 active neuron. This sequence of events is repeated 27 many times throughout the learning process as the 28 training data is fed to the system. At the start of 29 the learning process the elastic net is very flexible 30 due to large neighbourhoods and gain factor, but as 31 learning continues the net stiffens up as these 32 parameters become smaller. This process causes neurons 33 close together to form similar codebook values. 34 35

36 During this learning phase, the codebook vectors tend

30

to approximate various distributions of input vectors 1 with some sort of regularity and the resulting order 2 always reflects properties of the probability density 3 function P(x) (ie the point density of the reference 4 vectors becomes proportional to $[P(x)]^{1/3}$). A similar 5 effect is found in biological neural systems where the · 6 7 number of neurons within regions of the cortex corresponding to different sensory modalities appear to 8 reflect the importance of the corresponding feature 9 The importance of a feature set is related 10 to the density of receptor cells connected to that 11 feature as would be expected. However, there also 12 appears to be a strong relationship between the number 13 of neurons representing a feature and the statistical 14 15 frequency of occurrence of that feature. The scale of 16 this relationship is often loosely referred to as the magnification factor. While the reference vectors 17 are tending to describe the density function of inputs, 18 local interactions between neurons tend to preserve 19 continuity on the surface of the map. A combination of 20 these opposing forces causes the vector distribution to 21 approximate a smooth hyper-surface in the pattern space 22 with optimal orientation and form that best imitates 23 24 the overall structure of the input vector density. This is done in such a way as to cause the map to 25 identify the dimensions of the feature space with 26 27 greatest variance which should be described in the map. The initial ordering of the map occurs quite quickly 28 and is normally achieved within the first 10% of the 29 30 training phase, but convergence on optimal reference vector values can take a considerable time. 31 trained network provides a non-linear projection of the 32 probability density function P(x) of the 33 high-dimensional input data x onto a 2-dimensional 34 surface (i.e. the surface of neurons). 35

Fig. 5 is a schematic representation of a single 1 modular map. At start-up time the Modular Map needs to 2 be configured with the correct parameter values for the 3 intended arrangement. All the 8-bit weight values are 4 loaded into the system at configuration time so that 5 the system can have either random weight values or 6 The index of all pre-trained values at start-up. 7 individual neurons, which consist of two 8-bit values 8 for the X and Y coordinates, are also selected at 9 configuration time. The flexibility offered by 10 allowing this parameter to be set is perhaps more 11 important for situations where several modules are 12 combined, but still offers the ability to create a 13 variety of network shapes for a stand alone situation. 14 For example, a module could be configured as a one or 15 In addition to providing two dimensional network. 16 parameters for individual neurons at configuration time 17 the parameters that apply to the whole network are also 18 required (i.e. the number of training steps, the gain 19 factor and neighbourhood start values). Intermediate 20 values for the gain factor and neighbourhood size are 21 then determined by the module itself during run time 22 using standard algorithms which utilise the current 23 training step and total number of training steps 24 parameters. 25 26

After configuration is complete, the Modular Map enters its operational phase and data are input 16 Bits (i.e. two input vector elements) at a time. The handshake system controlling data input is designed in such a way as to allow for situations where only a subset of the maximum possible inputs is to be used. Due to tradeoffs between data input rates and flexibility the option to use only a subset of the number of possible inputs is restricted to even numbers (i.e. 14, 12, 10 etc). However, if only say 15 inputs are required then

27

28

29

30

31

32

33

34

35

PCT/GB00/00277 WO 00/45333

32

the 16th input element could be held constant for all 1 inputs so that it does not affect the formation of the 2 map during training. The main difference between the 3 two approaches to reducing input dimensionality is 4 that when the system is aware that inputs are not 5 present it does not make any attempt to use their 6 values to calculate the distance between the current 7 input and the codebook vectors within the network, 8 thereby reducing the workload on all neurons and 9 consequently reducing propagation time of the network. 10 11 After all inputs have been read by the Modular Map the 12 active neuron is determined and its X,Y coordinates are 13 output while the codebook vectors are being updated. 14 As the training process has the effect of creating a 15 topological map (such that neural activations across 16 the network have a meaningful order as though a feature 17 coordinate system were defined over the network) the 18 X,Y coordinates provide meaningful output. By feeding 19 inputs to the map after training has been completed it 20 is straightforward to derive an activation map which 21 could then be used to assign labels to the outputs from 22 the system. 23 24 Lateral Maps 25 26 As many difficult tasks require large numbers of 27 neurons the Modular Map has been designed to enable the 28 creation of networks with up to 65,536 neurons on a 29 single plane by allowing lateral expansion. 30 module consists of, for example, 256 neurons and 31

32

33

34

` 35

36

consequently this is the building block size for the lateral expansion of networks. Each individual neuron can be configured to be at any position on a 2-dimensional array measuring up to 2562 but networks should ideally be expanded in a regular manner so as to

33

1 create rectangular arrays. The individual neuron does 2 in fact have two separate addresses; one is fixed and refers to the neuron's 3 location on the device and is only used locally; the other, a virtual address, refers to the neuron's 5 6 location in the network and is set by the user at configuration time. The virtual address is 7 accommodated by two 8-bit values denoting the X and Y 8 coordinates; it is these coordinates that are broadcast 9 when the active neuron on a module has been identified. 10 11 12 When modules are connected together in a lateral configuration, each module receives the same input 13 vector. To simplify the data input phase it is 14 desirable that the data be made available only once for 15 the whole configuration of modules, as though only one 16 module were present. To facilitate this all modules in 17 the configuration are synchronised so that they act as 18 a single entity. The mechanism used to ensure this 19 synchronism is the data input handshake mechanism. By 20 arranging the input data bus for lateral configurations 21 to be inoperative until all modules are ready to accept 22 input, the modules will be synchronised. All the 23 modules perform the same functionality simultaneously, 24 so they can remain in synchronisation once it has been 25 26 established, but after every cycle new data is required 27 and the synchronisation will be reinforced. 28 All modules calculate the local 'winner' by using all 29 30 neurons on the module to simultaneously subtract one from their calculated distance value untilita neuron 31 reaches a value of zero. The first neuron to reach a 32 distance of zero is the one that initially had the 33 minimum distance value and is therefore the active 34 neuron for that module. The virtual coordinates of 35 this neuron are then output from the module, but 36

because all modules are synchronised, the first module 1 to attempt to output data is also the module containing 2 the 'global winner' (i.e. the active neuron for the 3 whole network). The index of the 'global winner' is 4 then passed to all modules in the configuration. 5 a module receives this data it supplies it to all its 6 constituent neurons. Once a neuron receives this index 7 it is then able to determine if it is in the current 8 neighbourhood in exactly the same way as if it were 9 part of a stand alone module. Some additional logic 10 external to modules is required to ensure that only the 11 index which is output from the first module to respond 12 is forwarded to the modules in the configuration (see 13 Fig. 6). In Fig. 6, logic block A accepts as inputs 14 the data ready line from each module in the network. 15 The first module to set this line contains the "global 16 winner" for the network. When the logic receives this 17 signal it is passed to the device ready input which 18 forms part of the two line handshake used by all 19 modules in lateral expansion mode. When all modules 20 have responded to the effect that they are ready to 21 accept the coordinates of the active neuron the module 22 with these coordinates is requested by logic block A to 23 send the data. When modules are connected in this 24 lateral manner they work in synchronisation, and act as 25 though they were a single module which then allows them 26 to be further combined with other modules to form 27 larger networks. 28 29 Once a network has been created in this way it acts as 30 though it were a stand alone modular map and can be 31 used in conjunction with other modules to create a wide 32 range of network configurations. However, it should be 33 noted that as network size increases the number of 34 training steps also increases because the number of 35

training steps required is proportional to the network

WO 00/45333 PCT/GB00/00277_

35

size which suggests that maps are best kept to a moderate size whenever possible.

3

Hierarchical Maps

they are situated.

5

7 The Modular Map system has been designed to allow expansion by connecting maps together in different ways to cater for changes in network size, and input vector 9 size, as well as providing the flexibility to enable 10 the creation of novel neural network configurations. 11 This modular approach offers a mechanism that maintains 12 an even workload among processing elements as systems 13 are scaled up, thereby providing an effective 14 parallelism of the Self Organising Map. To facilitate 15 expansion in order to cater for large input vectors, 16 modules are arranged in a hierarchical manner which 17 also appears plausible in terms of biological 18 systems where, for example, layers of neurons are 19 20 arranged in a hierarchical fashion in the primary visual system with layers forming increasingly 21 complex representations the further up the hierarchy 22

232425

26

27

28

29

30

31

32

33

34

35

36

Fig. 7 shows an example of a hierarchical network, with four modules 10, 12, 14, 16 on the input layer I. The output from each of the modules 12, 14, 16, 18 on the input layer I is connected to the input of an output module 18 on the output layer O. Each of the modules 10, 12, 14, 16, 18 has a 16 bit input data bus, and the modules 10, 12, 14, 16 on the input layer I have 24 handshake lines connected as inputs to facilitate data transfer between them, as will be described hereinafter. The output module 18 has 12 handshake lines connected as inputs, three handshake lines from each of the modules 10, 12, 14, 16 in the input layer

36

1 I. 2 3 As each Modular Map is limited to a maximum of 16 inputs it is necessary to provide a mechanism which 4 will enable these maps to accept larger input 5 vectors so they may be applied to a wide range of 6 problem domains. Larger input vectors are accommodated 7 by connecting together a number of Modular Maps in 8 a hierarchical manner and partitioning the input data 9 across modules at the base of the hierarchy. 10 module in the hierarchy is able to accept up to 16 11 inputs, and outputs the X,Y coordinates of the active 12 neuron for any given input; consequently there is a 13 14 fan-in of eight modules to one which means that a single layer in such a hierarchy will accept vectors 15 containing up to 128 inputs. By increasing the number 16 of layers in the hierarchy the number of inputs which 17 can be catered for also increases (i.e. Max Number of 18 inputs = $2*8^n$ where n = number of layers in hierarchy). 19 From this simple equation it is apparent that very 20 large inputs can be catered for with very few layers in 21 the hierarchy. 22 23 By building hierarchical configurations of Modular Maps 24 25 to cater for large input vectors the system is in effect parallelising the workload among many processing 26 elements. This approach was preferred over the 27 alternative of using more complex neurons which would 28 be able to accept larger input vectors. There 29 are many reasons for this, not least the problems 30 31 associated with implementation which, in the main, dictate that hardware requirements increase with 32 increasing input vector sizes catered for. 33 34

Furthermore, as the input vector size increases, so too does the workload on individual neurons which leads to

37

considerable increases in propagation delay through the 1 network. Hierarchical configurations keep the workload 2 on individual neurons almost constant, with an 3 increasing workload being met by an increase in neurons 4 used to do the work. It should be noted that there is 5 still an increase in propagation time with every layer 6 added to the hierarchy. 7 8 To facilitate hierarchical configurations of modular 9 maps it is necessary to ensure that communication 10 between modules is not going to form a bottleneck 11 which could adversely affect the operating speed of the 12 system. To circumvent this, a bus is provided to 13 connect the outputs from up to eight modules to the 14 input of a single module on the next layer of the 15 hierarchy (see Fig. 7). To avoid data collision and 16 provide sequence control, each Modular Map has 16 input 17 data lines plus three lines for each 16 bit input (two 18 vector elements), i.e. 24 handshake lines which 19 corresponds to a maximum of eight input devices. 20 21 Consequently, each module also has a three bit 22 handshake and 16 bit data output to facilitate the 23 interface scheme. One handshake line will be used to 24 advise the receiving module that the sender is present; 25 one line will be used to advise it that the sender is 26 ready to transmit data; and the third line will be used 27 to advise the sender that it should transmit the data. 28 After the handshake is complete the sender will then 29 place its data on the bus to be read by the receiver. 30 The simplicity of this approach negates the need for 31 additional interconnect hardware and thereby keeps to a 32 minimum the communication overhead. However, the 33 limiting factor with regard to these hierarchies and 34 their speed of operation is that each stage in the 35 hierarchy cannot be processed faster than the slowest 36

38

element at that level, but there are circumstances 1 under which the modules complete their classification 2 at differing rates and thereby affect operational 3 speed. For example, one module may be required to have 4 greater than the 256 neurons available to a single 5 6 Modular Map and would be made up of several maps connected together in a lateral type of configuration 7 (as described above) which would slightly increase 8 the time required to determine its activations, or 9 perhaps a module has less than its maximum number of 10 inputs thereby reducing its time to determine 11 activations. It should also be noted that under normal 12 circumstances (i.e. when all modules are of equal 13 configurations) that the processing time at all layers 14 in the hierarchy will be the same as all modules are 15 carrying out equal amounts of work; this has the effect 16 of creating a pipelining effect such that throughput is 17 18 maintained constant even when propagation time through the system is dependent on the number of layers in the 19 20 hierarchy. 21 As each Modular Map is capable of accepting a maximum 22 23 of 16 inputs and generates only a 2-dimensional output, there is a dimensional compression ratio of 8:1 24 which offers a mechanism to fuse together many inputs 25 in a way that preserves the essence of the features 26 27 represented by those inputs with regard to the metric 28 being used. 29 30 An ordered network can be viewed in terms of regions of activation surrounding the point positions of its 31 reference vectors, a technique sometimes referred 32 to as Voronoi sets. With this approach the whole of 33 the feature space is partitioned by hyper-planes 34 marking the boundaries of activation regions, which 35 36 contain all points from the input space that are closer

39

to the enclosed reference point than to any other point 1 in the network. These regions normally meet each other 2 in the same order as the topological arrangement 3 of neurons within the network. As with most techniques 4 applied to artificial neural networks, this approach is 5 only suitable for visualisation in two or three 6 dimensions, but can still be used to visualise what is 7 happening within hierarchical configurations of Modular 8 Maps. The series of graphs shown in Figs 8 to 10 9 emphasise some of the processes taking place in 10 hierarchical configurations. Although a 2-D data set 11 has been used for clarity, the processes identified 12 here are also applicable to higher dimensional data. 13 14 A Modular Map containing 64 neurons configured in a 15 square with neurons equally spaced within a 2-D plane 16 measuring 2562 was trained on 2000 data points randomly 17 18 selected from two circular regions within the input space of the same dimensions (see Fig. 8). The trained 19 network formed regions of activation as shown in the 20 Voronoi diagram of Fig. 9. From the map shown in Fig. 21 22 9 it is clear that the point positions of reference vectors (shown as black dots) are much closer together 23 (i.e. have a higher concentration) around regions of 24 25 the input space with a high probability of containing inputs. It is also apparent that, although a simple 26 distance metric (Manhattan distance) is being used by 27 28 neurons, the regions of activation can have some interesting shapes. It should also be noted that the 29 formation of regions at the outskirts of the feature 30 31 space associated with the training data are often quite large and suggest that further inputs to the trained 32 system considerably outwith the normal distribution of 33 $34 \dots$ the training data could lead to spurious neuron activations. It was also observed that three neurons 35 of the trained network had no activations at all for 36

WO 00/45333 PCT/GB00/00277_

40

this data, the reference vector positions of these

1

28

29

three neurons (marked on the Voronoi diagram of Fig. 9 2 by *) fall between the two clusters shown and act as a 3 divider between the two classes. 4 5 As an approach to identifying the processes involved in 6 multidimensional hierarchies, the trained network 7 detailed in Fig. 9 was used to provide several inputs 8 to another network of the same configuration (except 9 the number of inputs) in a way that mimicked a four 10 into one hierarchy (i.e. four networks on the first 11 12 layer, one on the second). After the module at the highest level in the hierarchy had been trained, it was 13 found that the regions of activation for the original 14 input space were as shown in Fig. 10. Comparison 15 16 between Figs 9 and 10 shows that the same regional shapes have been maintained exactly, except that some 17 regions have been merged together, showing that 18 complicated non-linear regions can be generated in this 19 way without affecting the integrity of classification. 20 It can also be seen that the regions of activation 21 being merged together are normally situated where there 22 is a low probability of inputs so as to make more 23 efficient use of the resources available and provide 24 some form of compression. It should be noted that 25 there is an apparent anomaly because the activation 26 regions of the three neurons of the first network, 27

inactivity is formed naturally between the two clusters
during training due to the 'elastic net' effect
outlined earlier and is consequently unaffected by the
merging of regions. This combining of regions has also

together, the reason being that this region of

which are inactive after training, have not been merged

increased the number of inactive neurons to eight for

the second layer network. The processes highlighted

apply to higher dimensional data and suggest that such

41

hierarchical configurations not only provide a 1 mechanism for partitioning the workload of large input 2 vectors, but can also provide a basis for data fusion 3 of a range of data types, from different sources and 4 input at different stages in the hierarchy. 5 6 When modules are connected together in a hierarchical 7 manner there is still the opportunity to partition 8 input data in various ways. The most obvious approach 9 is to simply split the original high dimensional input 10 data into vectors of 16 inputs or less, i.e. given the 11 original feature space \mathbb{R}^n, n is partitioned into groups 12 of 16 or less. When data is partitioned in this way, 13 each module forms a map of its respective input domain, 14 there is no overlap of maps, and a module has no 15 interaction with other modules on its level in the 16 hierarchy. However, it is also realistic to consider 17 an approach where inputs to the system would span more 18 than one module, thereby enabling some data overlap 19 between modules. An approach of this nature can assist 20 modules in their classification by providing them with 21 some sort of context for the inputs; it is also a 22 mechanism which allows the feature space to be viewed 23 from a range of perspectives with the similarity 24 between views being determined by the extent of the 25 data overlap. Simulations have also shown that an 26 overlap of inputs (i.e. feeding some inputs to two or 27 more separate modules) can lead to an improved mapping 28 and classification. 29 30 A similar approach to partitioning could also be taken 31 to give better representation to the range of values in 32 any dimension, i.e. % could be partitioned. 33 Partitioning a single dimension of the feature space 34 across several inputs should not normally be required, 35 but if the reduced range of 256 which is available to 36

the Modular Map should prove to be too restrictive for 1 an application, then the flexibility of the Modular Map 2 is able to support such a partitioning approach. 3 range of values supported by the Modular Map inputs 4 should be sufficient to capture the essence of any 5 single dimension of the feature space, but 6 pre-processing is normally required to get the best out 7 of the system. 8 9 Partitioning % is not as simple as partitioning n, and 10 would require a little more pre-processing of input 11 data, but the approach could not be said to be overly 12 complex. However, when partitioning R, only one of the 13 inputs used to represent each of the feature space 14 dimensions will contain input stimuli for each input 15 pattern presented to the system. Consequently, it is 16 necessary to have a suitable mechanism to cater for 17 this eventuality, and the possible solutions are to 18 either set the system input to the min or max value 19 depending on which side of the domain of this input the 20 actual input stimuli is on, or do not use an input at 21 all if it does not contain active input stimuli. 22 23 The design of the Modular Map is of such flexibility 24 that inputs could be partitioned across the network 25 system in some interesting ways, e.g. inputs could be 26 taken directly to any level in the hierarchy. 27 Similarly, outputs can also be taken from any module in 28 the hierarchy, which may be useful for merging or 29 extracting different information types. There is no 30 compulsion to maintain symmetry within a hierarchy 31 which could lead to some novel configurations, and 32 consequently separate configurations could be used for 33 specific functionality and combined with other modules 34 and inputs to form systems with increasing complexity 35 of functionality. It is also possible to introduce 36

WO 00/45333

43

PCT/GB00/00277

feedback into Modular Map systems which may enable the creation of some interesting modular architectures and expand possible functionality.

4

Neural Pathways and Hybrid Networks

6 7

Various types of sensory modalities such as light, 8 sound and smell are mapped to different parts of the 9 brain. Within each of these modalities specific 10 stimuli, e.g. lines or corners in the visual system, 11 act selectively on specific populations of neurons 12 situated in different regions of the cortex. 13 number of neurons within these regions reflect the 14 importance of the corresponding feature set. 15 importance of a feature set is related to the density 16 of receptor cells connected to that feature. However, 17 there is also a strong relationship between the number 18 of neurons representing a feature and the statistical 19 frequency of occurrence of that feature. The scale of 20 this relationship is often loosely referred to as the 21 22 magnification factor.

23 24

25

26

27

28

29

30

31

32

33

34

35

36

While the neocortex contains a great many neurons, somewhere in the region of 10°, it only contains two broad categories of neuron; smooth neurons and spiny neurons. All the neurons with spines (pyramidal cells and spiny stellates) are excitory and all smooth neurons (smooth stellates) are inhibitory. The signals presented to neurons are also limited to two types of electrical message. The mechanisms by which these signals are generated are similar throughout the brain and the signals themselves cannot be endowed with special properties because they are stereotyped and much the same in all neurons. It seems that with such a limited range of components with stereotyped signals

44

1 that the connections will have an important bearing on 2 the capabilities of the brain. 3 4 It may be possible to facilitate dynamically changing 5 context dependent pathways within Modular Map systems by utilising feedback and the concepts of excitory and 6 inhibitory neurons as found in nature. This prospect 7 exists because the interface of a Modular Map allows 8 for the processing of only part of the input vector, 9 and supports the possibility of a module being 10 11 disabled. The logic for such inhibitory systems would be external to the modules themselves, but could 12 greatly increase the flexibility of the system. 13 inhibition could be utilised in several ways to 14 facilitate different functionality, e.g. either some 15 inputs or the output of a module could be inhibited. 16 If insufficient inputs were available a module or 17 indeed a whole neural pathway could be disabled for a 18 19 single iteration, or if the output of a module were to be within a specific range then parts of the system 20 could be inhibited. Clearly, the concept of an 21 excitory neuron would be the inverse of the above with 22 parts of the system only being active under specific 23 circumstances. 24 25 When implementing ANNs in hardware difficulties are 26 27 encountered as network size increases. The underlying 28 reasons for this are silicon area, pin out considerations and inter-processor communications. By 29 utilising a modular approach towards implementation, 30 the inherent partitioning strategy overcomes the usual 31 limitations on scaleability. Only a small number of 32 neurons are required for a single module and separate 33

35

34

36 The Modular Map design is fully digital and uses a fine

modules are implemented on separate devices.

45

grain implementation approach, i.e. each neuron is 1 implemented as a separate processing element. Each of these processing elements is effectively a simple 3 Reduced Instruction Set Computer (RISC) with limited 4 capabilities, but sufficient to perform the 5 functionality of a neuron. The simplicity of these 6 7 neurons has been promoted by applying modifications to Kohonen's original algorithm. These modifications have 8 also helped to minimise the hardware resources required 9 10 to implement the Modular Map design. 11 Background 12 13 Essentially the Self-Organising Map (SOM) consists of a 14 two dimensional array of neurons connected together by 15 strong lateral connections. Each neuron has its own 16 reference vector which input vectors are measured 17 against. When an input vector is presented to the 18 network, it is passed to all neurons constituting the 19 network. All neurons then proceed to measure the 20 similarity between the current input vector and their 21 local reference vectors. This similarity is assessed 22 by calculating the distance between the input vector 23 and the reference vector, generally using the Euclidean 24 distance metric. In the Modular Map implementation 25 26 Euclidean distance is replaced by Manhattan distance because Manhattan distance can be determined using only 27 an adder/subtractor unit whereas calculations of 28 29 Euclidean distances require determination of the squares of differences involved and would therefore 30 require a multiplier unit which would use considerably 31 32 greater hardware resources. 33 There are a range of techniques that could be utilised 34 to perform the multiplication operations required to 35 calculate Euclidean distance. These include multiple 36

46

addition operations, which would introduce unacceptable 1 time delays, or traditional multiplier units such as a 2 Braun's multiplier, but compared to an adder/subtractor 3 unit the resource requirements would be significantly increased. There would also be an increase in the time required to obtain the result of a multiplication operation compared to the addition/subtraction required 7 to calculate Manhattan distance. Furthermore, when Я using multiplication, the number of bits in the result 9 is equal to the number of bits in the multiplicand plus 10 the number of bits in the multiplier, which would 11 produce a 16 bit result for an 8 bit by 8 bit 12 13 multiplication and would therefore require at least a 16 bit adder to calculate the sum of distances. 14 15 requirement would further increase the resource requirements for calculating Euclidean distance and, 16 17 consequently, further increases the advantages of using the Manhattan distance metric. 18 19 Once all neurons in the network have determined their 20 respective distances they communicate via strong 21 lateral connections with each other to determine which 22 23 amongst them has the minimum distance between its 24 reference vector and the current input. The Modular Map 25 implementation maintains strong local connections, but determination of the winner is achieved without the 26 27 communications overhead suggested by Kohonen's original algorithm. All neurons constituting the network are 28 29 used in the calculations to determine the active neuron 30 and the workload is spread among the network as a result. 31 32 33 During the training phase of operation all neurons in the immediate vicinity of the active neuron update 34 35 their reference vectors to bring them closer to the 36 current input. The size of this neighbourhood changes

47 .

1	throughout the training phase, initially being very
2	large and finally being restricted to the active neuron
3	itself. The shape of neighbourhood can take on many
4	forms, the two most popular being a square step
5	function and a gaussian type neighbourhood. The
6 .	Modular Map approach again utilises Manhattan distance
7	to measure the neighbourhood, which results in a square
8	neighbourhood, but it is rotated through 45 degrees so
9	that it appears to be a diamond shape (Fig. 3). This
10	further assists the implementation because an
11	adder/subtractor unit is still all that is required at
12	this stage. However, additional hardware is required
13	to update reference vector values because reference
14	vectors are only updated by a proportion of the
15	distance between the input and reference vectors. The
16	proportionality of the update applied is determined by
17	what is normally referred to as the gain factor $\alpha(t)$
L8	which Kohonen specifies as a decreasing monotonic
L9	function. Consequently, a mechanism is required that
20	will enable multiplication of distances by a suitable
21	range of fractional values. This is achieved by
22	restricting $\alpha(t)$ to negative powers of two. By
23	restricting $\alpha(t)$ in this way it is possible to perform
24	the required multiplication by using only an arithmetic
25	shifter, which is considerably less expensive in terms
26	of hardware resources than a full multiplier unit.
27	•
28	
29	The Neuron
30	
31	The Modular Map approach has resulted in a simple
32	Reduced Instruction Set Computer (RISC) type
33	architecture for neurons. The key elements of the
34	neuron design which are shown in Fig. 11 are an
35	adder/subtractor unit (ALU) 50, a shifter mechanism 52,
36	a set of registers and control logic 54. The ALU 50 is

48

the main computational component and by utilising an 1 arithmetic shifter mechanism 52 to perform all 2 multiplication functions, the ALU 50 requirements have 3 been kept to a minimum. All registers in a neuron are individually addressable 6 as 8 or 12 bit registers although individual bits are 7 not directly accessible. Instructions are received by 8 the neuron from the module controller and the local 9 control logic interprets these instructions and 10 coordinates the operations of the individual neuron. 11 This task is kept simple by maintaining a simple series 12 of instructions that only number thirteen in total. 13 14 The adder/subtractor unit 50 is clearly the main 15 computational element within a neuron. The system 16 needs to be able to perform both 8 bit and 12 bit 17 arithmetic, with 8 bit arithmetic being the most 18 19 frequent. A single 4 bit adder/subtractor unit could be utilised to do both the 8 bit and 12 bit arithmetic, 20 or an 8 bit unit could be used. However, there will be 21 considerably different execution times for different 22 sizes of data if a 12 bit adder/subtractor unit is not 23 used (e.g. if an 8 bit unit is used it will take 24 approximately twice as long to perform 12 bit 25 arithmetic as it would 8 bit arithmetic because two 26 passes through the adder/subtractor would be required). 27 In order to avoid variable execution times for the 28 29 different calculations to be performed a 12 bit 30 adder/subtractor unit is preferable. 31 32 A 12 bit adder/subtractor unit utilising a Carry 33 Lookahead Adder (CLA) would require approximately 160 34 logic gates, and would have a propagation delay equal 35 to the delay of 10 logic gates. The ALU 50 also has two flags and two registers directly associated with 36

49

The two flags associated with the ALU 50 are a 1 zero flag, which is set when the result of an 2 arithmetic operation is zero, and a negative flag, 3 which is set when the result is negative. 4 5 The registers associated with the ALU 50 are both 12 6 bit; a first register 56 is situated at the ALU output; 7 a second register 58 is situated at one of the ALU 8 inputs. The first register 56 at the output from the 9 ALU 50 is used to buffer data until it is ready to be 10 stored. Only a single 12 bit register 58 is required 11 at the input to the ALU 50 as part of an approach that 12 allows the length of instructions to be kept to a 13 The design is a register-memory architecture, 14 minimum. and arithmetic operations are allowed directly on 15 register values but the instruction length used for the 16 neuron is too small to include an operation and the 17 addresses of two operands in a single instruction. 18 Thus, the second register 58 at one of the ALU inputs 19 is used so that the first datum can be placed there for 20 use in any following arithmetic operations. 21 address of the next operand can be provided with the 22 operator code and, consequently, the second datum can 23 be accessed directly from memory. 24 25 The arithmetic shifter mechanism 52 is only required 26 during the update phase of operation to multiply the 27 difference between input and weight elements by the 28 gain factor value $\alpha(t)$. The gain factor $\alpha(t)$ is 29 advantageously restricted to four values (i.e. 0.5, 30 0.25, 0.125 and 0.0625). Consequently, the shifter 31 mechanism 52 is required to shift right by 0, 1, 2, 3 32 and 4 bits to perform the required multiplication. 33 arithmetic shifter 52 can typically be implemented 34 using flip flops which is a considerable improvement on 35 the alternative of a full multiplier unit which would 36

PCT/GB00/00277 WO 00/45333

50

require substantially more resources to implement. 1 2 It should be noted that, for the bit shift approach to 3 work correctly, weight values are required to have as 4 many additional bits as there are bit shift operations 5 (i.e. given that a weight value is 8 bits, when 4 bit 6 shifts are allowed, 12 bits need to be used for the 7 weight value). The additional bits store the 8 fractional part of weight values and are only used 9 during the update operation to ensure convergence is 10 possible; there is no requirement to use this 11 fractional part of weight values while determining 12 Manhattan distance. 13 14 For simplicity with flexibility the arithmetic shifter 15 52 is positioned in the data stream between the output 16 of the ALU 50 and its input register 58, but is only 17 active when the gain value is greater than zero. 18 approach was regarded as a suitable approach to 19 limiting the number of separate instructions because 20 the gain factor values are supplied by the system 21 controller at the start of the update phase of 22 operations and can be reset to zero at the end of this 23 operational phase. 24 25 The data registers of these RISC neurons require 26 substantial resources and must hold 280 bits of data. 27 The registers must be readily accessible by the neuron, 28 especially the reference vector values which are 29 accessed frequently. In order for the system to 30 operate effectively access to weight values is required 31 either 8 or 12 bits at a time for each neuron, 32 depending on the phase of operation. This requirement 33 necessitates on-chip memory because there are a total 34 of 64 neurons attempting to access their respective 35 weight values simultaneously. This results in a

51

minimum requirement of 512 bits rising to 768 bits 1 (during the update phase) that need to be accessed 2 simultaneously. Clearly, this would not be possible if 3 the weight values were stored off chip because a single 4 device would not have enough I/O pins to support this 5 in addition to other I/O functions required of a 6 7 Modular Map. There are ways of maximising data access with limited pin outs but, a bottleneck situation could 8 not be entirely avoided if memory were off chip. 9 10 The registers are used to hold reference vector values 11 (16*12 bits), the current distance value (12 bits), the 12 13 virtual X and Y coordinates (2*8 bits), the neighbourhood size (8 bits) and the gain value $\alpha(t)$ (3 14 15 bits) for each neuron. There are also input and output 16 registers (2*8bits), registers for the ALU (2*12), a register for the neuron ID (8 bit) and a one bit 17 register for maintaining an update flag. Of these 18 registers all can be directly addressed except for the 19 20 output register and update flag, although the neuron ID is fixed throughout the training and operational 21 22 phases, and like the input register is a read only register as far as the neuron is concerned. 23 24 25 At start up time all registers except the neuron ID are 26 set to zero values before parameter values are provided 27 by an I/O controller. At this stage the initial weight values are provided by the controller to allow the 28 system to start from either random weight values or 29 30 values previously determined by training a network. While 12 bit registers are used to hold the weight 31 values, only 8 bits are used for determining a neuron's 32 distance from an input, and only these 8 bits are 33 supplied by the controller at start up; the remaining 4 34 35 bits represent the fractional part of the weight value, are initially set to zero, and are only used during 36

WO 00/45333

52

PCT/GB00/00277

1	weight updates.
2	mt
3	The neighbourhood size is also supplied by the
4	controller at start up but, like the gain factor $\alpha(t)$,
5	it is a global variable that changes throughout the
6	training process requiring new values to be effected by
7	the controller at appropriate times throughout
8	training. The virtual coordinates are also provided by
9	the controller at start up time, but are fixed
10	throughout the training and operational phases of the
11	system and provide the neuron with a location from
12	which to determine if it is within the current
13	neighbourhood. Because virtual addresses are used for
14	neurons, any neuron can be configured to be anywhere
15	within a 256 ² array which provides great flexibility
16	when networks are combined to form systems using many
17	modules. It is advantageous for the virtual addresses
18	used in a network to maximise the virtual address space
19	(i.e. use the full range of possible addresses in both
20	the X and Y dimensions). For example, if a 64 neuron
21	module is used, the virtual addresses of neurons along
22	the Y axis should be 0,0 0,36 0,72 etc. In this way
23	the outputs from a module will utilise the maximum
24	range of possible values, which in this instance will
25	be between 0 and 252. Simulations found that
26	classification results were poor when this practice was
27	not adopted.
28	
29	It should also be noted that, because there is a
30	requirement to use mixed sizes of data, an update flag
31	is used as a switch mechanism for the data type to be
32	used. This mechanism was found to be necessary because
33	when 8 bit values and 12 bit values are being used
34	there are differing requirements at different phases of
35	operation. During the normal operational phase only 8

36 bit values are necessary but they are required to be

53

the least significant 8 bits, e.g. when calculating 1 Manhattan distance. However, during the update phase 2 of operation both 8 bit and 12 bit values are used. 3 During this update phase all the 8 bit values are 4 required to be the most significant 8 bits and when 5 applying changes to reference vectors the full 12 bit 6 value is required. By using a simple flag as a switch 7 the need for duplication of instructions is avoided so 8 that operations on 8 and 12 bit values can be executed 9 using the same instruction set. 10 11 The control logic within a neuron is kept simple and is 12 predominantly just a switching mechanism. All 13 instructions are the same size, i.e. 8 bits, but there 14 are only thirteen distinct instructions in total. 15 While an 8 bit instruction set would in theory support 16 256 separate instructions, one of the aims of the 17 neuron design has been to use a reduced instruction 18 In addition, separate registers within a neuron 19 need to be addressable to facilitate all the operations 20 required of them and, where an instruction needs to 21 refer to a particular register address, that address 22 effectively forms part of the instruction. 23 24 The instruction length has been set at 8 bits because 25 the data bus is only 8 bits wide which sets the upper 26 limit for a single cycle instruction read. 27 also a requirement to address locations of operands for 28 six of the instructions which necessitates the 29 incorporation of up to 25 separate addresses into these 30 instructions and will require 5 bits for the address of 31 the operand alone. However, the total instruction 32 length can still be maintained at 8 bits because 33 instructions that do not require operand addresses can 34 use some of these bits as part of their instruction 35 and, consequently, there is room for expansion of the 36

54

instruction set within the instruction space. 1 2 All instructions for neuron operations are 8 bits in 3 length and are received from the controller. The first 4 input to a neuron is always an instruction, normally 5 the reset instruction to zero all registers. 6 instruction set is as follows: 7 8 RDI: (Read Input) will read the next datum from its 9 input and write to the specified register address. 10 This instruction will not affect arithmetic flags. 11 12 13 WRO: (Write arithmetic Output) will move the current data held at the output register 56 of the ALU to the 14 specified register address. This instruction will 15 overwrite any existing data in the target register and 16 17 will not affect the systems arithmetic flags. 18 ADD: Add the contents of the specified register 19 address to that already held at the ALU input. This 20 instruction will affect arithmetic flags and, when the 21 update register is zero all 8 bit values will be used 22 as the least significant 8 bits of the possible 12, and 23 24 only the most significant 8 bits of weight vectors will be used (albeit as the least significant 8 bits for the 25 ALU) when the register address specified is that of a 26 27 weight whereas, when the update register is set to one, all 8 bit values will be set as the most significant 28 bits and all 12 bits of weight vectors will be used. 29 30 Subtract the value already loaded at the ALUS 31 input from that at the specified register address. 32 33 This instruction will affect arithmetic flags and will treat data according to the current value of the update 34

register as detailed for the add command.

WO 00/45333 PCT/GB00/00277.

55

(Branch if Negative) will test the negative flag 1 BRN: and will carry out the next instruction if it is set, 2 or the next instruction but one if it is not. 3 4 (Branch if Zero) will test the zero flag and will 5 BRZ: carry out the next instruction if it is set. 6 flag is zero the next but one instruction will be 7 8 executed. 9 (Branch if Update) will test the update flag and BRU: 10 will carry out the next instruction if it is set, or 11 the next instruction but one if it is not. 12 13 OUT: Output from the neuron the value at the specified 14 register address. This instruction does not affect the 15 arithmetic flags. 16 17 MOV: Set the ALU input register to the value held in 18 the specified address. This instruction will not 19 affect the arithmetic flags. 20 21 SUP: Set the update register. This instruction does 22 not affect the arithmetic flags. 23 24 RUP: Reset the update register. This instruction does 25 not affect the arithmetic flags. 26 27 (No Operation) This instruction takes no action NOP: 28 29 for one instruction cycle. 30 MRS: Master reset will reset all registers and flags 31 within a neuron to zero. 32 33 34 The Module C ntroller 35

56

Fig. 12 shows a schematic representation of a module 1 controller for controlling the operation of a number of 2 RISC neurons, one of which is shown in Fig. 11. 3 Module Controller is required to handle all device 4 input and output in addition to issuing instructions to 5 neurons within a module and synchronising their 6 operations. To facilitate these operations the 7 controller system comprises the I/O ports 60, 62; a 8 programmable read-only-memory (PROM) 64 containing 9 instructions for the controller system and subroutines 10 for the neural array; an address map 66 for conversion 11 between real and virtual neuron addresses; an input 12 buffer 68 to hold incoming data; and a number of 13 handshake mechanisms (see Fig. 12). 14 15 The controller handles all input for a module which 16 includes start-up data during system configuration, the 17 input vectors 16 bits (two vector elements) at a time 18 during normal operation, and also the index of the 19 active neuron when configured in lateral expansion 20 mode. Outputs from a module are also handled 21 exclusively by the controller. The outputs are limited 22 to a 16 bit output representing Cartesian coordinates 23 of the active neuron during operation and parameters of 24 trained neurons such as their weight vectors after 25 training operations have been completed. To enable the 26 above data transfers a bi-directional data bus is 27 required between the controller and the neural array 28 such that the controller can address either individual 29 neurons or all neurons simultaneously; there is no 30 requirement to allow other groups of neurons to be 31 addressed but the bus must also carry data from 32 individual neurons to the controller. 33 34 While Modular Map systems are intended to allow modules 35 to operate asynchronously from each other, except when 36

57 in lateral expansion mode it is necessary to 1 synchronise data communication in order to simplify the 2 mechanism required. When two modules have a data 3 connection linking them together a handshake mechanism 4 is used to synchronise data transfer from the module 5 transmitting the data (the sender) to the module 6 receiving the data (the receiver). The handshake is 7 implemented by the module controllers of the sender and 8 receiver modules, only requires three handshake lines 9 and can be viewed as a state machine with only three 10 possible states: 11 12 Wait (Not ready for input) 1) 13 No Device (No input stream for this position) 2) 14 Data Ready (Transfer data) 3) 15 16 The handshake system is shown as a simple state diagram 17 in Fig. 13. With reference to Fig. 13, the wait state 18 70 occurs when either the sender or receiver (or both) 19 are not ready for data transfer. The no device state 20 72 is used to account for situations where inputs are 21 not present so that reduced input vector sizes can be 22 utilised. This mechanism could also be used to 23 facilitate some fault tolerance when input streams are 24 out of action so that the system did not come to a 25 halt. The data ready state 74 occurs when both the 26 sender and the receiver are ready to transfer data and, 27 consequently, data transfer follows immediately this 28 state is entered. This handshake system makes it 29

30 possible for a module to read input data in any

31 sequence. When a data source is temporarily

- 32 unavailable the delay can be minimised by processing
- 33 all other input vector elements while waiting for that
- 34 datum to become available. Individual neurons could
- 35 also be instructed to process inputs in a different
- order but, as the controller buffers input data there

is no necessity for neurons to process data in the same 1 order it is received. The three possible conditions of 2 this data transfer state machine are determined by two 3 outputs from the sender module and one output from the 4 receiving module. The three line handshake mechanism 5 allows the transfer of data direct to each other 6 wherein no third party device is required, and data 7 communication is maintained as point to point. 8 9 Similarly, data is also output 16 bits at a time, but 10 as there are only two 8 bit values output by the 11 system, only a single data output cycle is required, 12 with the three line handshake mechanism used to 13 synchronise the transfer of data, three handshake 14 connections are also required at the output of a 15 module. However, the inputs are intended to be 16 received from up to eight separate sources, each one 17 requiring three handshake connections thereby giving a 18 total of 24 handshake connections for the input data. 19 This mechanism will require 24 pins on the device but, 20 internal multiplexing will enable the controller to use 21 a single three line handshake mechanism internally to 22 cater for all inputs. 23 24 To facilitate reading the coordinates for lateral 25 expansion mode, a two line handshake system is used. 26 The mechanism is similar to the three line handshake 27 system, except the 'device not present' state is 28 unnecessary and has therefore been omitted. 29 30 The module controller is also required to manage the 31 operation of neurons on its module. To facilitate such 32 control there is a programmable read-only memory (PROM) 33 64 which holds subroutines of code for the neural array 34 in addition to the instructions it holds for the 35 controller. The program is read from the PROM and 36

1

59

passed to the neural array a single instruction at a

time. Each instruction is executed immediately when 2 received by individual neurons. When issuing these 3 instructions the controller also forwards incoming data 4 and processes outgoing data. There are four main 5 6 routines required to support full system functionality plus routines for setting up the system at start up 7 time and outputting reference vector values etc. at 8 shutdown. The start up and shutdown routines are very 9 simple and only require data to be written to and read 10 from registers using the RDI and OUT commands. 11 12 four main routines are required to enable the calculation of Manhattan distance (calcdist); find the 13 active neuron (findactive); determine which neurons are 14 in the current neighbourhood (nbhood); and update 15 reference vectors (update). Each of these procedures 16 will be detailed in turn. 17 18 19 The most frequently used routine (calcdist) is required to calculate the Manhattan distance for the current 20 input. When an input vector is presented to the system 21 it is broadcast to all neurons an element at a time, 22 (i.e. each 8 bit value) by the controller. As neurons 23 receive this data they calculate the distance between 24 each input value and its corresponding weight value, 25 adding the results to the distance register. 26 controller reads the routine from the program ROM, 27 forwards it to the neural array and forwards the 28 29 incoming data at the appropriate time. This subroutine is required for each vector element and will be as 30 follows: 31 32 /*Move weight (W_i) to the ALU input 33 MOV (W,) register.*/ 34 SUB (X_i) /*Subtract the value at the ALU register from 35 the next input.*/ 36

PCT/GB00/00277

```
/*Move the result (R<sub>i</sub>) to the ALU input
1
     MOV (R<sub>i</sub>)
                register.*/
2
                /*If the result was negative*/
3
      BRN
      SUB dist /*distance = distance - R<sub>i</sub>*/
4
      ADD dist /*Else distance = distance + R_1*/
5
      WRO dist /*Write the new distance to its register.*/
6
7
      Once all inputs have been processed and neurons have
8
      calculated their respective Manhattan distances the
9
      active neuron needs to be identified. As the active
10
      neuron is simply the neuron with minimum distance and
11
      all neurons have the ability to make these calculations
12
      the workload can be spread across the network.
                                                         This
13
      approach can be implemented by all neurons
14
      simultaneously subtracting one from their current
15
      distance value repeatedly until a neuron reaches a zero
16
      distance value, at which time it would poll the
17
      controller to notify it that it was the active neuron.
18
      Throughout this process the value to be subtracted from
19
      the distance is supplied to the neural array by the
20
      controller. On the first iteration this will be zero
21
      to check if any neuron has a match with the current
22
      input vector (i.e. distance is already zero) thereafter
23
      the value forwarded will be one. The subroutine
24
      findactive defines this process as follows:
25
26
27
      MOV input /*Move the input to the ALU input register.*/
28
      SUB dist /*Subtract the next input from the current
29
                distance value.*/
30
                /*If result is zero.*/
      BRZ
31
                /*output the neuron ID.*/
      OUT ID
32
                /*Else do nothing.*/
      NOP
33
34
      On receiving an acknowledge signal from one of the
35
      neurons in the network, by way of its ID, the
36
```

61

controller would output the virtual coordinates of the 1 active neuron. The controller uses a map (or lookup 2 table) of these coordinates which are 16 bits so that 3 neurons can pass only their local ID (8 bits) to the 4 It is important that the controller controller. 5 outputs the virtual coordinates of the active neuron 6 immediately they become available because when 7 hierarchical systems are used the output is required to 8 be available as soon as possible for the next layer to 9 begin processing the data, and when modules are 10 configured laterally it is not possible to know the 11 coordinates of the active neuron until they have been 12 supplied to the input port of the module. 13 14 When modules are connected together in a lateral 15 manner, each module is required to output details of 16 the active neuron for that device before reference 17 vectors are updated because the active neuron for the 18 whole network may not be the same as the active neuron 19 for that particular module. When connected together in 20 this way, modules are synchronised and the first module 21 to respond is the one containing the active neuron for 22 the whole network. Only the first module to respond 23 will have its output forwarded to the inputs of all the 24 modules constituting the network. Consequently, no 25 module is able to proceed with updating reference 26 vectors until the coordinates of the active neuron have 27 been supplied via the input of the device because the 28 information is not known until that time. 29 module is in 'lateral mode' the two line handshake 30 system is activated and after the coordinates of the ¹31 active neuron have been supplied the output is reset 32 and the coordinates broadcast to the neurons on that 33 module. 34 ·35

36 When coordinates of the active neuron are broadcast,

PCT/GB00/00277

```
all neurons in the network determine if they are in the
1
     current neighbourhood by calculating the Manhattan
2
     distance between the active neurons virtual address and
3
     their own. If the result is less than or equal to the
4
     current neighbourhood value, the neuron will set its
5
     update flag so that it can update its reference vector
6
     at the next operational phase. The routine for this
7
     process (nbhood) is as follows:
8
9
10
                     /*Move the virtual X coordinate to the
     MOV Xcoord
11
                     ALU input register.*/
12
                     /*Subtract the next input (X coord) from
     SUB input
13
                     value at ALU.*/
14
                     /*Write the result to the distance
     WRO dist
15
                     register.*/
16
                     /*Move the virtual Y coordinate the
     MOV Ycoord
17
                     ALU.*/
18
                     /*Subtract the next input (Y coord) from
      SUB input
19
                     value at ALU.*/
20
                     /*Move the value in distance register to
      MOV dist
21
                     ALU.*/
22
                     /*Add the result of the previous
      ADD result
23
                     arithmetic to the value at ALU input.*/
24
                     /*Move the result of the previous
      MOV result
25
                     arithmetic to the ALU input.*/
26
                     /*Subtract the next input (neighbourhood
27
      SUB input
                     val) from value at ALU.*/
28
                     /*If the result is negative.*/
29
      BRN
                     /*Set the update flag.*/
      SUP
30
                     /*If the result is zero.*/
      BRZ
31
                     /*Set the update flag.*/
32
      SUP
                     /*Else do nothing*/
33
      NOP
34
      All neurons in the current neighbourhood then go on to
35
      update their weight values. To achieve this they also
36
```

have to recalculate the difference between input and 1 weight elements, which is inefficient computationally 2 as these values have already been calculated in the 3 process of determining Manhattan distance. However, 4 the alternative would require these intermediate values 5 to be stored by each neuron, thereby necessitating an 6 additional 16 bytes of memory per neuron. To minimise 7 the use of hardware resources these intermediate values 8 are recalculated during the update phase. 9 facilitate this the module controller stores the 10 current input vector and is able to forward vector 11 elements to the neural array as they are required. 12 update procedure is then executed for each vector 13 element as follows: 14 15 RDI gain /*Read next input and place it in the gain 16 register.*/ 17 /*Move weight value (W_i) to ALU input.*/ MOV W, 18 SUB input /*Subtract the input from value at ALU*/ 19 MOV result /*Move the result to the ALU. */ 20 /*Add weight value (W_i) to ALU input.*/ 21 ADD W. /*If the update flag is set.*/ 22 BRU /*Write the result back to the weight WRO Wi 23 register.*/ 24 /*Else do nothing.*/ 25 NOP 26 After all neurons in the current neighbourhood have 27 updated their reference vectors the module controller 28 reads in the next input vector and the process is 29 The process will then continue until the 30 repeated. module has completed the requested number of training 31 steps or an interrupt is received from the master 32 The term 'master controller' is used to controller. 33 refer to any external computer system that is used to 34 configure Modular Maps. The master controller is not 35 required during normal operation as Modular Maps 36

64

operate autonomously but is required to supply the 1 operating parameters and reference vector values at 2 start up time, set the mode of operation and collect 3 the network parameters after training is completed. 5 Consequently, the module controller receives instructions from the master controller at these times. 6 To enable this, modules have a three bit instruction 7 interface exclusively for receiving input from the master controller. The instructions received are very 9 basic and the total master controller instruction set 10 only comprises six instructions which are as follows: 11 12 13 This is the master reset instruction and is 14 used to clear all registers etc. in the controller and 15 16 neural array 17 Instructs the controller to load in all the 18 LOAD: setup data for the neural array including details 19 of the gain factor and neighbourhood parameters. 20 number of data items to be loaded is constant for all 21 configurations and data are always read in the same 22 sequence. To enable data to be read by the controller 23 the normal data input port is used with a two line 24 handshake (the same one used for lateral mode), which 25 is identical to the three line handshake described 26 earlier, except that the device present line is not 27 28 used. 29 Instructs the controller to output network 30 UNLOAD: parameters from a trained network. As with the LOAD 31 instruction the same data items are always output in 32 the same sequence. The data are output from the 33 modules data output port. 34 35 This input instructs the controller to run in 36 NORMAL:

65

normal operational mode 1 2 LATERAL: This instructs the controller to run in 3 lateral expansion mode. It is necessary to have this 4 mode separate to normal operation because the module is 5 required to read in coordinates of the active neuron 6 before updating the neural arrays reference vectors and 7 reset the output when these coordinates are received. 8 9 This is effectively an interrupt to advise 10 STOP: the controller to cease its current operation. 11 12 13 14 The Module 15 An individual neuron is of little use on its own, the 16 17 underlying philosophy of neural networks dictates that they are required in groups to enable parallel 18 processing and perform the levels of computation 19 necessary to solve computationally difficult problems. 20 The minimum number of neurons that constitute a useful 21 group size is debatable and is led more by the problem 22 to be addressed (i.e. the application) than by any 23 other parameters. It is desirable that the number of 24 neurons on a single module be small enough to enable 25 implementation on a single device. Another 26 consideration was motivated by the fact that Modular 27 Maps are effectively building blocks that are intended 28 to be combined to form larger systems. As these 29 factors are interrelated and can affect some network 30 parameters such as neighbourhood size, it was decided 31 that the number of neurons would be a power of 2 and 32 the network size which best suited these requirements 33 was 256 neurons per module. 34 35

36 As the Modular Map design is intended for digital

66

hardware there are a range of technologies available 1 that could be used, e.g. full custom very large scale 2 integration (VLSI), semi-custom VLSI, application 3 specific integrated circuit (ASIC) or Field 4 Programmable Gate Arrays (FPGA). A 256 neuron Modular 5 6 Map constitutes a small neural network and the simplicity of the RISC neuron design leads to reduced 7 hardware requirements compared to the traditional SOM 8 9 neuron. 10 The Modular Map design maximises the potential for 11 scaleability by partitioning the workload in a modular 12 fashion. Each module operates as a Single Instruction 13 Stream Multiple Data stream (SIMD) computer system 14 composed of RISC processing elements, with each RISC 15 processor performing the functionality of a neuron 16 These modules are self contained units that can operate 17 as part of a multiple module configuration or work as 18 19 stand alone systems. 20 The hardware resources required to implement a module 21 have been minimised by applying modifications to the 22 original SOM algorithm. The key modification being the 23 replacement of the conventional Euclidean distance 24 metric by the simpler and easier to implement Manhattan 25 distance metric. The modifications made have resulted 26 in considerable savings of hardware resources because 27 the modular map design does not require conventional 28 multiplier units. The simplicity of this fully digital 29 design is suitable for implementation using a variety 30 of technologies such as VLSI or ASIC. 31 32 A balance has been achieved between the precision of 33 vector elements, the reference vector size and the 34 processing capabilities of individual neurons to gain 35 the best results for minimum resources. The potential 36

1	speedup of implementing all neurons in parallel has
2	also been maximised by storing reference vectors local
3	to their respective neurons (i.e. on chip as local
4	registers). To further support maximum data throughput
5	simple but effective parallel point to point
6	communications are utilised between modules. This
7	Modular Map design offers a fully digital parallel
8	implementation of the SOM that is scaleable and results
9	in a simple solution to a complex problem.
10	
11	One of the objectives of implementing Artificial Neural
12	Networks (ANNs) in hardware is to reduce processing
13	time for these computationally intensive systems.
14	During normal operation of ANNs significant computation
15	is required to process each data input. Some
16	applications use large input vectors, sometimes
17	containing data from a number of sources and require
18	these large amounts of data processed frequently. It
19	may even be that an application requires reference
20	vectors updated during normal operation to provide an
21	adaptive solution, but the most computationally
22	intensive and time consuming phase of operation is
23	network training. Some hardware ANN implementations,
24	such as those for the multi-layer perceptron, do not
25	implement training as part of their operation, thereby
26	minimising the advantage of hardware implementation.
27	However, Modular Maps do implement the learning phase
28	of operation and, in so doing, maximise the potential
29	benefits of hardware implementation. Consequently,
30	consideration of the time required to train these
31	networks is appropriate.
32	
33	
34	Background
35	

36 The modular approach towards implementation results in

68

greater parallelism than does the equivalent unitary 1 network implementation. It is this difference in 2 parallelism that has the greatest effect on reducing 3 training times for Modular Map systems. Consideration 4 was given to developing mathematical models of the 5 Modular Map and SOM algorithms for the purpose of 6 simulating training times of the two systems. 7 8 The Modular Map and SOM algorithms have the same basic 9 phases of operation, as depicted in the flowchart of 10 Fig. 14. When considering an implementation strategy 11 in terms of partitioning the workload of the algorithm 12 and employing various scales of parallelism, the 13 potential speedup of these approaches should be 14 considered in order to minimise network training time. 15 Of the five operational phases shown in Fig. 14, only 16 two are computationally intensive and therefore 17 significantly affected by varying system parallelism. 18 These two phases of operation involve the calculation 19 of distances between the current input and the 20 reference vectors of all neurons constituting the 21 network, and updating the reference vectors of all 22 neurons in the neighbourhood of the active neuron (i.e. 23 phases 2 and 5 in Fig. 14). 24 25 To facilitate investigation into the potential speedup 26 of Modular Map systems over the alternative unitary 27 networks and serial implementation, the model used was 28 based on the two computationally intensive phases of 29 operation mentioned above. This allows assessment of 30 the trends in training times while varying parameters 31 such as network size and vector size, and facilitating 32 an understanding of the relative training times for 33 different implementation strategies. 34

PCT/GB00/00277 WO 00/45333

69

Training Tim s for Parallel Implementation 1 2 A simplified mathematical model of the Modular Map can 3 be constructed for the purpose of assessing training 4 times. The starting point for this model will be the 5 neuron, as it is the fundamental building block of the 6 Modular Map. When the neuron is presented with an 7 input vector $x = [\epsilon 1, \epsilon 2, \ldots, \epsilon n] \in \Re^n$ it proceeds to 8 calculate the distance between its reference vector m_i = 9 $[\mu_{i1}, \mu_{i2}, \ldots, \mu_{in}] \in \Re^n$ and the current input vector 10 x. The distance calculation used by the Modular Map is 11 the Manhattan distance, i.e. 12 13 Distance = $\sum_{i=0}^{n} |\xi_i - \mu_i|$ 14 where n = vector size. 15 16 The differences between vector elements are calculated 17 in sequence as while all neurons are implemented in 18 parallel, vector elements are not. To implement the 19 system utilising this level of parallelism is not 20 practical because it would require either 16 separate 21 processors per neuron, or a vector processor for each 22 neuron, so that the distances between all vector 23 elements could be calculated simultaneously. 24 resources required to process all vector elements in 25 parallel would be substantially greater than the 26 requirements of the RISC neuron (Fig. 11) and would 27 greatly reduce the chances of implementing a Modular 28 Map on a single device. Consequently, when n 29 dimensional vectors are used, n separate calculations 30 31 are required. 32 If the time required by a neuron to determine the 33 distance for one dimension is taken to be t_d seconds and 34 there are n dimensions, then the total time taken to

calculate the distance between input and reference

35

70

1 vectors (d) will be nt_d seconds i.e. $d = nt_d$ (seconds). The summation operation is carried out as the distance 2 between each element is determined and is therefore a 3 variable overhead dependent on the number of vector 4 elements, and does not affect the above equation for 5 distance calculation time. However, the value for ta 6 7 will reflect the additional overhead of this summation operation, as it will all variable overheads 8 9 proportional to vector size for this calculation. reason being that the distance calculation time (t_d) is 10 the fundamental timing unit used in this model. It has 11 no direct relationship to the time an addition or 12 subtraction operation will take for any particular 13 device; it is the time required to calculate the 14 15 distance for a single element of a reference vector 16 including all variable overheads associated with this 17 operation. 18 As all neurons are implemented in parallel the total 19 20 time required for all neurons to calculate Manhattan distance will be equal to the time it takes for a 21 single neuron to calculate its Manhattan distance. 22 Once neurons have calculated their Manhattan distances 23 the active neuron has to be identified before any 24 further operations can be carried out. This process 25 involves all neurons simultaneously subtracting one 26 27 from their current distance value until one neuron reaches a value of zero. As this process only 28 continues until the active neuron has been identified, 29 (the neuron with minimum distance) relatively few 30 subtraction operations are required. 31 32 33 Data generated during the training of Modular Maps for the GRANIT application (discussed later) was used to 34 evaluate the overheads involved in finding the active 35 neuron. Fig. 15 is a graph of the activation values 36

first 100 training steps. The data was

1

71

(Manhattan distances) of the active neuron for the

3 generated for a 64 neuron Modular Map with 16 inputs 4 using a starting neighbourhood covering 80% of the 5 network. The first few iterations of the training 6 phase (less than 10) have a high value for their 7 Manhattan distances as can be seen from Fig. 15. However, after the first 10 iterations there is little 8 variation for the distances between the reference 9 vector of the active neuron and the current input. 10 Thus, the average activation value after this initial 11 12 period is only 10, which would require only 10 subtraction operations to find the active neuron. 13 Consequently, there is a substantial overhead for the 14 first few iterations, but these will be similar for all 15 networks and can be regarded as a fixed overhead which 16 is not accounted for in the simple timing model used. 17 Throughout the rest of the training phase the overhead 18 19 of calculating the active neuron is insubstantial and will be assumed to be negligible for the sake of 20 simplicity. 21 22 23 During the training phase of operation, reference vectors are updated after the distances between the 24 current input and the reference vectors of all neurons 25 26 have been calculated. This process again involves the calculation of differences between vector elements as 27 detailed above. Computationally this is inefficient 28 because these values have already been calculated 29 during the last operational phase. However, to have 30 used the previously calculated values would have 31 32 required an additional 16 bytes of local memory for 33 each neuron to store these values and to avoid the additional resource overhead these values are 34 35 recalculated. After the distance between each element has been calculated these intermediate results are then 36

72

multiplied by the gain factor. The multiplication 1 phase is carried out by an arithmetic shifter mechanism 2 which is placed within the data stream and therefore 3 does not require any significant additional overhead 4 (see Fig. 11). The addition of these values to the 5 current reference vector will have an impact on the 6 update time for a neuron approximately equivalent to 7 the original summation operation carried out to 8 determine the differences between input and reference 9 vectors. Consequently, the time taken for a neuron to 10 update its reference vector is approximately equal to 11 the time it takes to calculate the Manhattan distance, 12 i.e. d (seconds), because the processes involved are 13 the same (i.e. difference calculations and addition). 14 The number of neurons to have their reference vectors 15 updated in this way varies throughout the training 16 period, often starting with approximately 80% of the 17 network and reducing to only one by the end of 18 training. However, the time a Modular Map takes to 19 update a single neuron will be the same as it requires 20 to update all its neurons because the operations of 21 each neuron are carried out in parallel. 22 23 Kohonen states that the number of training steps 24 required to train a single network is proportional to 25 network size. So let the number of training steps (s) 26 be equal to the product of the proportionality constant 27 (k) and the network size (N) (i.e. Number of training 28 steps required (s) = kN). From this simplified 29 mathematical model it can be seen that the total 30 training time (T_{par}) will be the product of the number 31 of training steps required (s), the time required to 32 process each input vector (d), and the time required to 33 update each reference vector (d) i.e. Total training 34 time $(T_{par}) = 2ds$ (seconds), but $d = nt_d$ and s = kN, so 35 substituting and rearranging gives: 36

73

1 Equation 1.1 2 $T_{par} = 2Nnkt_d$ 3 4 This simplified model is suitable for assessing trends in training times and shows that the total training 5 time will be proportional to the product of the network 6 size and the vector size, but the main objective is to 7 assess relative training times. In order to assess 8 relative training times consider two separate 9 implementations with identical parameters, excepting 10 that different vector sizes, or network sizes, are used 11 between the two systems such that vector size n, is some 12 multiple (y) of vector size n_1 . If $T_1 = 2Nn_1$ kt_d and T_2 13 $2Nn_2$ kt_d, then by rearranging the equation for T_1 , n_1 14 15 $= T_1/(2Nkt_d)$ but, $n_2 = yn_1 = y(T_1/(2Nkt_d))$. 16 substituting this result into the above equation for T2 17 it follows that: 18 $T_2 = 2N y(T_1/(2Nkt_d)) kt_d = yT_1$ 19 Equation 1.2 20 21 The consequence of this simple analysis is that a module containing simple neurons with small reference 22 vectors will train faster than a network of more 23 complex neurons with larger reference vectors. This 24 analysis can also be applied to changes in network size 25 where it shows that training time will increase with 26 increasing network size. Consequently, to minimise 27 training times both networks and reference vectors 28 should be kept to a minimum as is done with the Modular 29 30 Map. 31 32 This model could be further expanded to consider 33 hierarchical configurations of Modular Maps. One of the advantages of building a hierarchy of modules is 34 that large input vectors can be catered for without 35 significantly increasing the system training time. 36

PCT/GB00/00277 WO 00/45333

74

This situation arises because the training time for a 1 hierarchy is not the sum of training times for all its 2 constituent layers, but the total training time for one 3 layer plus the propagation delays of all the others. 4 The propagation delay of a module (T_{prop}) is very small 5 compared to its training time and is approximately 6 equal to the time taken for all neurons to calculate 7 the distance between their input and reference vectors. 8 This delay is kept to a minimum because a module makes 9 its output available as soon as the active neuron has 10 been determined, and before reference vectors are 11 updated. A consequence of this type of configuration 12 is that a pipelining effect is created with each 13 successive layer in the hierarchy processing data 14 derived from the last input of the previous layer. 15 16 17

 $T_{prop} = nt_d$

Equation 1.3

18 19

All modules forming a single layer in the hierarchy are 20 operating in parallel and a consequence of this 21 parallelism is that the training time for each layer is 22 equal to the training time for a single module. 23 several modules form such a layer in a hierarchy the 24 training time will be dictated by the slowest module at 25 that level which will be the module with the largest 26 input vector (assuming no modules are connected 27 laterally). As a single Modular Map has a maximum 28 input vector size of 16 elements and under most 29 circumstances at least one module on a layer will use 30 the maximum vector size available, then the vector size 31 for all modules in a hierarchy (n_h) can be assumed to be 32 16 for the purposes of this timing model. In addition, 33 each module outputs only a 2-dimensional result which 34 creates an 8:1 data compression ratio so the maximum 35 input vector size catered for by a hierarchical Modular 36

1	Map configuration will be 2×8^1 (where 1 is the number
2	of layers in the hierarchy). Consequently, large input
3	vectors can be accommodated with very few layers in a
4	hierarchical configuration and the propagation delay
5	introduced by these layers will, in most cases, be
6	negligible. It then follows that the total training
7	time for a hierarchy (Th) will be:
8	
9	$T_h = 2Nn_hkt_d + (1-1)n_ht_d \approx 2Nn_hkt_d - Equation 1.4$
10	
11	By following a similar derivation to that used for
12	equation 1.2 it can be seen that:
13	
14	$T_{par} \approx yT_h$ - Equation 1.5
15	
16	Where the scaling factor $y = n/n_h$.
17	
18	This modular approach meets an increased workload with
19	an increase in resources and parallelism which results
20	in reduced training times compared to the equivalent
21	unitary network and, this difference in training times
22	is proportional to the scaling factor between the
23	vector sizes (i.e. y).
24	
25	
26	Training Times for Serial Implementation
27	
28	The vast majority of ANN implementations have been in
29	the form of simulations on traditional serial computer
30	systems which effectively offer the worst of both
31	worlds because a parallel system is being implemented
32	on a serial computer. As an approach to assessing the
33	speedup afforded by parallel implementation the above
34	timing model can be modified. In addition, the
35	validity of this model can be assessed by comparing
36	predicted relative training times with actual training

76

times for a serial implementation of the Modular Map. 1 2 The main difference between parallel and serial 3 implementation of the Modular Map is that the 4 functionality of each neuron is processed in turn which 5 will result in a significant increase in the time 6 required to calculate the Manhattan distances for all 7 neurons in the network compared to a parallel 8 implementation. As the operations of neurons are 9 processed in turn there will also be a difference 10 between the time required to calculate Manhattan 11 distances and update reference vectors. The reason for 12 this disparity with serial implementation is that only 13 a subset of neurons in the network have their reference 14 vectors updated, which will clearly take less time than 15 updating all neurons constituting the network when each 16 reference vector is updated in turn. 17 18 The number of neurons to have their reference vectors 19 updated varies throughout the training period, starting 20 with 80% and reducing to only one by the end of 21 training. As this parameter varies with time it is 22 difficult to incorporate into the timing model, but as 23 the neighbourhood size is decreasing in a regular 24 manner the average neighbourhood size over the whole 25 training period covers approximately 40% of the 26 The time required to update each reference 27 network. vector is also approximately equal to the time required 28 to calculate the distance for each reference vector, 29 and consequently the time spent updating reference 30 vectors for a serial implementation will average 40% of 31 the time spent calculating distances. In order to 32 maintain simplicity of the model being used, the 33 workload of updating reference vectors will be evenly 34 distributed among all neurons in the network and, 35

consequently, the time required for a neuron to update

77

its reference vectors will be 40% of the time required 1 2 for it to calculate the Manhattan distance, i.e. update time = 0.4d (seconds). 3 4 In this case equation 1.1 becomes: 5 6 7 $T_{\text{serial}} = 1.4 \text{ N}^2 \text{ nkt}_d \text{ (seconds)}$ Equation 1.6 8 9 This equation clearly shows that for serial 10 implementation the training time will increase in 11 12 proportion to the square of the network size. Consequently, the training time for serial 13 implementation will be substantially greater than for 14 parallel implementation. Furthermore, comparison of 15 equation 1.1 and 1.6 shows that $T_{serial} = 0.7NT_{par}$, i.e. 16 the difference in training time for serial and parallel 17 18 implementation will be proportional to the network 19 size. 20 A series of simulations were carried out using a single 21 processor on a PowerXplorer system to assess the trends 22 and relationships between training times for serial 23 implementation of Modular Maps and provide some 24 evidence to support the model being used. 25 simulations used a Modular Map simulator (MAPSIM) to 26 train various Modular Maps with a range of network and 27 vector sizes. As the model does not take account of 28 data input and output overheads these were not used in 29 the determination of training times, although the 30 training times recorded did include the time taken to 31 find the active neuron. 32 33 Some assumptions and simplifications have been 34 incorporated into this model, but have been 35 36 incorporated in such a way as to facilitate a good

78

approximation of timing behaviour. The simulations 1 that were run to help evaluate this model showed that 2 trends in training time did follow those prescribed by 3 equation 1.6 (see figure 16). Fig. 16 shows that the 4 range of training time required for a 99 element vector 5 increases substantially for increased network size, 6 whereas for a 16 element vector, the increase in 7 training time is not so substantial. When the actual 8 training time is known for one configuration, the 9 training times for other configurations can be 10 calculated using equation 1.2 and all predicted times 11 using this approach were within 10% of the actual 12 training time measured on the PowerXplorer. 13 14 The three main implementation strategies are serial 15 implementation, fine grain parallelism for a unitary 16 network and fine grain parallelism for a modular 17 network. Fig. 17 is a graph which has been constructed 18 to show the theoretical differences in training times 19 for these three strategies. The training times 20 presented for serial implementation have been derived 21 from actual training times measured on the PowerXplorer 22 and the other plots have been calculated relative to 23 these values using the model. Fig. 17 clearly 24 indicates that a modular approach to implementation 25 which utilises fine grain parallelism offers 26 27 considerably reduced training times compared to the 28 other strategies considered. 29 The model has been developed from the two 30 computationally intensive phases of operation that 31 involve the calculation of distances and updating of 32 reference vectors, as shown in Fig. 14. These are the 33 phases of operation that will be most affected by 34 increasing system parallelism and offer a good 35 approximation of timing behaviour. 36

79

PCT/GB00/00277 WO 00/45333

Consideration could also be given to the overheads of 1 data input and output for these implementation 2 strategies although the impact of these overheads will 3 be minimal compared to the time required for the 4 computationally intensive phases of operation mentioned 5 The data output operation involves outputting 6 the XY coordinates of the active neuron for the Modular 7 Map. This approach could also be used for the other 8 implementation approaches considered here. The Modular 9 Map design allows the output to be made available as 10 soon as the coordinates of the active neuron have been 11 determined. Both output values are maintained at the 12 output of the device until they are read, but once the 13 output has been made available the other processes 14 continue, leaving the data transfer to be handled by an 15 autonomous handshake system. The same approach could 16 be adopted by a unitary network system, but serial 17 implementation would have to output the X and Y 18 coordinates separately and all other processing would 19 have to stop while these operations were being carried 20 out. This would result in the serial implementation 21 taking more time to perform data output than the other 22 two approaches, but the impact on overall training time 23 would be minimal. 24 25

26

27

28

29

30

31

32

33

34

35

36

The data input phase of operation requires more time than does data output, but again the Modular Map design aims to minimise the overheads involved. Map will require a maximum of eight read cycles per input vector because input vectors have a maximum of 16 elements and two of these elements are read on each cycle. In addition, the inputs for Modular Maps are buffered and most of these read cycles can be carried out while previously read data is being processed by the neural array. If the same approach were used for a unitary network with larger input vectors, the

WO 00/45333

80

PCT/GB00/00277

1 overheads would be similar because the neural array 2 would be processing previously read data while new data 3 was being input to the data buffer. Again it is the serial implementation strategy that will suffer the 4 5 greatest overhead for this phase of operation because 6 each vector element has to be read in separately, and 7 while data is being input no other processing is able 8 to proceed. Consequently, serial implementation will 9 suffer a data input overhead proportional to the vector 10 size. 11 12 Applications 13 Modular Maps offer a versatile implementation of 14 15 Kohonen's Self-Organising Map (SOM) that is suitable for use in a wide variety of problem domains. Two 16 possible application have been used as examples of the 17 18 applications for which Modular Maps are suited; human face recognition and ground anchorage integrity 19 testing. The applications have little in common other 20 21 than their ill-defined nature but, Modular Maps offer 22 possible solutions in both domains. The SOM is also 23 applied to these problems to provide a benchmark for 24 the Modular Map approach. 25 26 Human face recognition is an ill-defined problem that 27 is difficult to tackle using conventional computing 28 techniques but has aspects that make it amenable to solution by neural network systems. There are many 29 30 approaches to the face recognition problem that have 31 been attempted over the years utilising a range of 32 techniques including statistical and genetic algorithm 33 approaches. However, the aim here is to assess Modular Maps as an alternative to the traditional SOM. 34 Consequently, comparisons are only made between the SOM 35 36 and Modular Map solutions.

WO 00/45333 PCT/GB00/00277.

81

As the SOM is the basis for the Modular Map design, the 1 classification and clustering of the two systems are 2 further compared in the application domain of ground 3 anchorage integrity testing (GRANIT). This is also an 4 application that is difficult to tackle using 5 6 conventional computing techniques, but its ill-defined nature and high noise levels make it a suitable 7 application for a neural network solution. The 8 application is currently being developed at the 9 University of Aberdeen to provide an easy to use 10 11 mechanism to replace the current conventional test procedures used within the civil engineering industry 12 which are time consuming, expensive and often 13 14 destructive.

15 16

Human Face Recognition

17 18

Human face recognition is generally regarded as a very 19 difficult task for computing systems to undertake. 20 There are databases containing face images available 21 via the Internet, e.g. the Olivetti web site but, like 22 many Internet resources, there is no standardisation 23 24 from one site to another. Consequently, it is difficult to obtain a data set of face images in a 25 usable format containing sufficient variations and 26 27 instances of each face to enable training of ANN 28 systems. However, at the University of Aberdeen, Dr 29 Ian Craw of the Department of Mathematics has been working in the field of face recognition for some time 30 and has built several face databases. Access to some 31 of this data was arranged, along with permission to use 32 it as part of the evaluation of Modular Map systems, 33 34 which avoided the problems of loading large data files from the Internet. 35

82

The data base used for evaluation of Modular Maps was 1 2 derived from photographs of human faces taken by a colour CCD camera connected to a framegrabber which 3 digitised colour at a resolution of 576 x 768 pixels. 4 5 A total database of 378 images made up from 14 photographs of 27 different subjects was created in 6 7 this way. The photographs were taken over a period of weeks with varying intervals between shots using 8 9 differing lighting conditions and a variety of 10 orientations of the subject. Fig. 18 shows a typical example of the types of images used in greyscale. 11 Excessive variation was avoided to prevent potential 12 13 matches based on condition rather than subject. None of the photographs included faces with glasses or 14 15 beards but the clothing worn by subjects changed 16 throughout their series of photographs. 17 18 The background of the photographs was eliminated to 19 leave images of 128 x 128 pixels, but the hair which is 20 not invariant over time was left in the picture. 21 Thirty-four landmarks were then found manually for each 22 image to create a face model. The images are then scaled ('morphed') to minimise the error between 23 landmark positions for individual images and a 24 25 reference face; the reference face being used here is the average of the ensemble of faces. This process 26 27 normalises the images for inter-ocular distance and 28 ocular location (i.e. the faces are scaled and translated to put the centre of both eyes in the same 29 30 X,Y location for all images). This normalisation 31 process removes the effects of different camera 32 locations and face orientations and offers an 33 alternative to positioning subjects carefully before 34 images are acquired. The average image is calculated 35 from the whole database and, in addition to being used 36 as detailed above, is subtracted from each image

•

WO 00/45333

83

PCT/GB00/00277_

resulting in a face subspace of n-1, where n was the 1 original dimensionality of the images. 2 3 Principal Component Analysis (PCA) may then be 4 performed separately on the shape-free face images and 5 the shape vectors consisting of the X,Y location of the 6 points on the original face image. The data used for 7 the evaluations used the shape-free face images. 8 normalised images were considered as raster vectors and 9 subjected to PCA where the eigenvalues and unit 10 yeigenvectors (eigenfaces of 99 elements) of the image 11 cross-correlation matrix were obtained. PCA has the 12 effect of reducing the dimensionality of the data by 13 "transforming to a new set of variables (principal 14 components) which are uncorrelated, and which are 15 ordered so that the first few components retain most of 16 the variation present in all of the original 17 variables". While PCA is a standard statistical 18 technique for reducing the dimensionality of data and 19 attempting to preserve as much of the original 20 information as possible it is difficult to give 21 meaningful labels to individual components. 22 23 Hancock and Burton have investigated principal 24 component representations of faces and suggest several 25 26 correlations with PCA components of shape vectors and 27 face features such as head size, nodding and shaking of 28 the head and variations in face shape. However, little 29 is suggested about the correlations between PCA components derived from the shape-free vectors and face 30 It appears that individual PCA components 31 derived from shape free face images do not normally 32 33 correlate directly to individual face features, but the first two components of the eigenface are believed to 34 be associated with the size of the face and lighting 35 conditions. It is because of the application that 36

84

these eigenvectors are often referred to as eigenfaces. 1 2 It was these eigenfaces that were made available for 3 the Modular Map investigation. In ANN terms this 4 database contained a very limited dataset and, normally 5 many more than 14 instances of a class would be used to 6 train a network. However, this still offered an 7 improvement over other sources such as the Olivetti 8 data base which only had 10 instances of each face. To 9 facilitate both training and testing of ANN systems 10 nine eigenfaces for each subject were used to train a 11 network and the other five were used to test its 12 classification. The test set was selected across the 13 range of orientation and lighting conditions so that 14 the training set would also cover the whole range of 15' 16 conditions. 17 The eigenface data consisted of double precision 18 floating point values between minus one and plus one 19 but Modular Maps only accept eight bit inputs. 20 21 Consequently, the face data needed to be converted to suitable eight bit values before it could be used with 22

Modular Map systems. This was achieved using some 23 utility programs developed for use with Modular Map 24 systems. This software was able to offset data values 25 so that all values were positive, scale the data to 26 cover the range 0 to 255 and convert it to integer 27 (8 bit) values. The effects of this data manipulation 28 29 do not change the relationships between vector elements as the same scaling and offset are applied to each 30 element but, rounding does occur during the conversion 31 process. It is also perhaps noteworthy that all data 32 used in the training and testing of a network should 33 use the same scaling factor and offset values to 34 maintain its integrity. · 35

PCT/GB00/00277 WO 00/45333

85

To facilitate the training and testing of neural 1 networks the eigenface data was split into nine 2 training vectors and five test vectors for each face. 3 To ensure that the networks were trained on the whole 4 range of possible orientations and lighting conditions 5 the first two and last two vectors in a class were 6 always used for training. The rest of the data was 7 selected as training vectors and test vectors 8 alternately such that on one simulation eigenfaces 1, 9 2, 4, 6, 8, 10, 12, 13 and 14 were used to train the 10 network while eigenfaces 3, 5, 7, 9 and 11 were used to 11 test the network. The next simulation would then use 12 eigenfaces 1, 2, 3, 5, 7, 9, 11, 13 and 14 to train the 13 network and eigenfaces 4, 6, 8, 10 and 12 to test the 14 15 network etc.

16

17 18

Using Kohonen's Self Organising Map to Classify Face Data

19 20

Simulations using Kohonen's Self Organising Map (SOM) 21 were carried out to provide a benchmark for the Modular 22 The first of these simulations used Map evaluation. 23 the original double precision floating point data and a 24 64 neuron SOM, but the majority of vectors caused the 25 activation of the same neuron. Investigation found 26 that the problem was that the original data set 27 actually covered a smaller range than had been expected 28 and required excessive precision with regard to the ANN 29 processes. Rather than the data covering the whole 30 range between minus one and plus one, most vector 31 elements had a maximum variance of less than 0.1 over 32 the entire data set and the maximum variance found for 33 any element was less than 0.7. Consequently, it was 34 possible to have vectors originating from different 35 faces with a Euclidean distance much less than one. 36

WO 00/45333 PCT/GB00/00277_

1

86

The SOM implementation used double precision values 2 but, rounding errors within the mechanism resulted in problems with the original data set. 3 4 5 Due to the problems encountered with the original 6 eigenfaces, the data was scaled to cover the range between 0 and 255 but, using floating point values 7 rather than the 8 bit data required for Modular Maps. 8 9 When the 135 test vectors were presented to the network this approach proved to offer much better results but, 10 high classification error rates of 40% were still 11 encountered (i.e. of the 135 test vectors presented to 12 the network after training, only 81 (60%) were 13 14 correctly identified). The reason for this poor 15 performance was that each class of data caused the activation of several neurons and there were simply not 16 17 enough neurons in the network for all activation regions to be distinct (i.e. a larger network was 18 required). Fig. 19a is an example activation region 19 20 for a modular map and Fig. 19b is an example activation 21 map for a SOM. When the same data was used with a SOM 22 network of 256 neurons the error rate dropped to 6%. When simulations were run using a quantised version of 23 the data set (i.e. using integer values) the results 24 were found to be identical thereby suggesting that the 25 26 rounding errors within the data introduced by the 27 quantisation process were not significant (see the 28 error rate table (table 1 below). 29

1

2

4 5 6

7 8 9

11 12

10

13 14 15

16 17

18 19

20 21

22 23

24

25 26

27

28 29

29

30 31

33

34

35

32

Table 1

Summary Classification Error Rate Table. Figures quoted are mean classification errors

with standard deviation. All figures are

36 guoted to the nearest integer value.

% Error Configuration Details ANN type 64 Neurons 40 ± 12 SOM Floating point data (99 element vectors) 64 Neurons 40 ±12 Integer data SOM (99 element vectors) 256 Neurons 6 ± 1 Floating point data SOM (99 element vectors) 256 Neurons SOM 6 + 1 Integer data (99 element vectors). 1024 Neurons 6 🛨 L Floating point data SOM (99 element vectors) 256 Neurons 7 <u>+</u> 1 Floating point data SOM Using overlap data (127 element vectors) Nine Module Hierarchy 7 with 13 inputs 19 ± 3 Modular Map I with 8 inputs Output = 64 Neurons (configuration 1) Seven Module Hierarchy 6 with 16 inputs Modular Map 18± 3 Output = 64 Neurons (configuration 2) Nine Module Hierarchy Using overlap data 7 with 16 inputs.1 with 15 inputs Modular Map 11+ 2 Output = 64 Neurons (configuration 3) Nine Module Hierarchy Using overtep data 7 with 16 inputs, I with 15 inputs 4 2 1 Modular Map Output = 256 Neurons (configuration 4)

WO 00/45333

35

36

88

PCT/GB00/00277

1 Using Modular Maps to Classify Face Data 2 3 Modular Maps can be combined in different ways and use 4 5 different data partitioning strategies. Four separate Modular Map configurations are used to outline the 6 effects of using different approaches. The first 7 approach to Modular Map solution of the eigenface 8 classification problem presented is intended more as a 9 'how not to do' approach. This combination of modules, 10 configuration 1, utilises nine Modular Map networks 11 each with 64 neurons (see Fig. 20). The topology of 12 the system is hierarchical with eight modules at the 13 base of the hierarchy (the input layer I) and one at 14 the output level (output layer O). The data was 15 partitioned so that seven modules each had 13 inputs 16 and one module had 8 inputs. This data partitioning 17 18 strategy may result in poor classification because a 19 module will give better results when the whole of the reference vector is utilised (i.e. when all 16 inputs 20 21 are used). 22 The results from simulations using configuration 1 23 (Fig. 20) showed poor classification of the face data 24 25 with an average classification error of 19% from the output module. It can also be seen from table 2 below 26 that the error rate for module 7, which only has eight 27 inputs as opposed to the 13 used by all other networks 28 at that level, are much higher than all other networks. 29 30 31 A factor contributing to this is that module 7 has much fewer inputs, which will naturally lead to poorer 32 performance but, it should also be noted that there is 33 a general trend of classification errors from modules 34

at the base of the hierarchy which correlates to the

importance of the elements of the eigenvectors (i.e.

the first few PCA elements have most of the variation).

2 However, the small number of vector elements used is

3 the most prominent factor contributing to poor

4 performance and this is highlighted by the results of

5 configuration 2 (Fig. 21) which show considerably

6 better classification results for most modules at the

7 base of the hierarchy when all 16 inputs are used.

Module	No of Inputs	% Error
0	13	20
1	13	22
2	13	21
3	13	21
4	13	28
5	13	29
6	13	29
7	8	39
8	16	19

Table 2: Error Rate Table for Configuration 1 (Fig. 20)

The second Modular Map configuration (configuration 2 shown in Fig. 21) used only seven modules in total; six on the input layer I of the hierarchy and one at the output layer O. The data was partitioned so that all modules at the base of the hierarchy had sixteen inputs, which gives a total of 96 input vector elements as opposed to the 99 in the original eigenfaces; the final three elements of the eigenfaces being the least significant ones and therefore omitted.

WO 00/45333 PCT/GB00/00277_

90

The results from this series of simulations showed an 1 improved classification but, only an increase of 1% on 2 the previous error rates for the output module were 3 achieved (table 3 below). The overall performance 4 increase is due in part to the fact that the output 5 module is now only using 12 out of the 16 possible 6 inputs. However, most modules had reduced error rates 7 compared to the previous series of simulations and all 8 modules had better classification rates than had been 9 experienced for module 7 in configuration 1 (Fig. 20). 10 An additional two modules could be added to the base of 11 the hierarchy so that the output module would be using 12 all of its inputs. One possible approach would be to 13 simply present the first 16 elements of the eigenfaces 14 to two modules. This type of approach is normally 15 referred to as an ensemble and has been found to 16 improve classification. There are no known 17 dependencies between vector elements of the eigenfaces 18 and there is no direct correlation between individual 19 elements and particular face features so the data 20 overlap approach was used to spread the data being used 21 for two inputs across the whole vector rather than 22 relying solely on any one block of 16 elements. 23 24

.

WO 00/45333 PCT/GB00/00277.

91

Module	No of Inputs	% Error
0	16	21
1	16	20
2	16	21
3	16	22
4	16	25
5	16	25
6	16	28
7	14	18

10 11

9

1

2

3

4

5

6

7

8

Table 3 : Error Rate Table for Configuration 2 (Fig.

12 21)

13 14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

Utilising all inputs for modules at the base of the hierarchy improves classification. To maximise on this and the number of inputs to the next layer of the hierarchy, some of the input vector elements can be fed to more than one module. This 'data overlap' technique is where the data is split into groups of 16 element inputs, but the last few elements of one input vector are also used as inputs for the next module. This was accomplished by feeding vector elements 0 to 15 to module 0 and, elements 12 to 27 to module 1 etc. so that there was effectively an overlap of four vector elements between modules. In this way modules 0 to 6 all had 16 inputs but, module 7 only had 15 because when using the original 99 element vectors this was the closest to maximum input usage that could be achieved without using different strategies for different modules. This approach was chosen because it enables most modules at the base of the hierarchy to have 16 inputs and therefore helps to maximise the limited

92

1 amount of training data.

2

17

3 As with the first configuration, a total of nine modules all with 64 neurons were used and were 4 5 connected together in a hierarchical manner as shown in Fig. 22. The simulations carried out using this 'data 6 overlap' approach showed a significant improvement over 7 configurations 1 and 2 (Figs 20 and 21) because the 8 classification error from the output module had been 9 reduced to 11%. However, the classification errors for 10 modules at the base of the hierarchy did not show any 11 significant statistical difference to those found with 12 configuration 2 (Fig. 21) (compare table 3 and table 4 13 below). This suggests that the improvement in 14 classification is not due to the particular 15 partitioning strategy used, but to the fact that more 16

18	Module	No of Inputs	% Error
19	0	16	21
20	1	16	20
21	2	16	19
22	3	16	21
23	4	16	24
24	5	16	24
25	6	16	26
26	7	15	28
27	8	16	11

inputs to the hierarchy were used.

28

Table 4: Error Rate Table for Configuration 3 (Fig.

30 22)

93

From the simulations performed using the SOM it was 1 noted that the activation regions for the face data 2 were such that a 256 neuron SOM was required to 3 classify the data with reasonable accuracy. 4 simulations carried out using Modular Maps for this 5 data found that fewer neurons were active on the output 6 module of a Modular Map hierarchy than for the SOM. 7 This occurs because of the data compression being 8 performed by successive layers in the hierarchy and 9 results in a situation where fewer neurons are required 10 in the output network of a hierarchy of Modular Maps 11 than are required by a single SOM for the same problem. 12 However, when only a two layer hierarchy is being used 13 the compression is not sufficient for a 256 neuron 14 module to be replaced by a 64 neuron module. 15 addition, Modular Maps can be combined both laterally 16 and hierarchically to provide the architecture suitable 17 for numerous applications. 18 19 Configuration 4 (Fig. 23) has 256 neurons at the output 20 layer O of a Modular Map hierarchy but all other 21 modules in the system were still maintained at 64 22 neurons. To create an array of 256 neurons, four 23 Modular Maps are connected together in a lateral 24 configuration and because modules connected in this way 25 act as though they were a single Modular Map they can 26 then be further combined to create hierarchies 27 containing different sized networks. 28 29 For these simulations the input data and the eight base 30 modules were identical to those detailed for 31 configuration 3 (Fig. 22); the only change was to the 32 size of the output module. The results of these 33 simulations showed that the classification error at the 34 output of the hierarchy had been reduced to 4% (the 35 results from layer one being identical to those for 36

WO 00/45333 PCT/GB00/00277.

94

configuration 3) which offered an improvement over all 1 previous simulations, including the ones using the 2 3 standard Kohonen network. 4 5 ANN Classification of Faces 6 7 The hardware required to provide the Modular Map 8 solution for this face recognition problem would 9 comprise 12 modules which could be implemented on 10 twelve VLSI devices. The SOM solution, however, would 11 require a network of 256 neurons, each capable of using 12 reference vectors of 99 elements. The digital hardware 13 requirements for a parallel implementation of such a 14 SOM would not fit onto a single VLSI device and would 15 require wafer scale integration for a monolithic 16 implementation. Even when attempting to implement this 17 SOM on several separate devices there are no known 18 systems with a comparable level of parallelism to the 19 Modular Map solution outside the realms of 20 neuro-computers and super-computers. There are, of 21 course, many other ways of implementing a SOM of this 22 size, e.g. transputer systolic array, but at present 23 the difficulties of implementing this comparatively 24 small SOM network on a single device in digital 25 26 hardware have been sufficient to prevent its 27 occurrence. 28 The results of these simulations show that Modular Maps 29 can be combined in a hierarchical and/or lateral 30 configuration to good effect. It was also shown that 31 to maximise the classification potential of Modular Map 32 hierarchies all inputs to modules should be used. 33 There are a variety of possible approaches 34

to maximising inputs and in this case a 'data overlap'

approach was used to maximise the limited training data

35

95

available and thereby improve classification results. 1 3 It was also found that the Modular Map approach to classification of this face data offers slightly better 4 classification than the traditional SOM (see the 5 summary error rates table 1). In addition, the 6 7 clustering on the surface of output modules was improved over that found on the SOM as can be seen from 8 9 the activation maps presented in appendix A. 10 using a Modular Map hierarchy in configuration 4 (Fig. 23) the output module averaged 147 inactive neurons 11 compared to 106 for the 256 neuron SOM, the reason 12 13 being that the number of neurons active for individual classes is reduced (i.e. tighter clustering is found on 14 the surface of the map). The clustering produced by 15 the Modular Map systems is similar to that of the SOM, 16 but was generally better defined. 17 This can be seen when comparing the neural activations created by the 18 same single class for the two systems, an example of 19 which is presented in Figs 19a and 19b. This example 20 21 corresponds to the activations for data class 3 in appendix A. These differences are due to the different 22 architectures of the two systems. The SOM will only 23 have a single reference vector (containing 99 elements 24 in this case) while a Modular Map hierarchy results in 25 reference vectors for the output neurons being 26 constructed from a number of reference vectors from 27 lower levels in the hierarchy (effectively providing 28 127 elements here). Because the reference vectors of 29 the output layer of a Modular Map hierarchy are 30 constructed from several Tower level reference vectors 31 it is possible to represent complex regions of the 32 33 feature space with few neurons at the output. 34 The Modular Map solution to the face recognition 35 problem requires more neurons than does the SOM 36

WO 00/45333

96

PCT/GB00/00271.

solution, but the RISC neurons used by Modular Maps are 1 much simpler which will result in a much reduced 2 resource requirement when implemented in hardware as 3 intended. It is the architecture of the Modular Map 4 5 approach that has resulted in better classification rather than the number of neurons. This is emphasised by the failure of the SOM to improve over the 7 8 previously stated classification results when network size is increased beyond 256 neurons. When a SOM 9 containing 1024 neurons was trained on the same data 10 detailed above for the face recognition problem, the 11 classification of this data still resulted in a 6% 12 error for the test data. Simulations were also carried 13 out to check that the 'data overlap' approached used 14 15 for the Modular Map hierarchy shown in configuration 4 (Fig. 23) was not giving the Modular Map solution an 16 17 unfair advantage. These simulations used the same data as had been used for the Modular Map configuration 18 19 except that the separate input vectors for modules were joined together to form 127 element vectors (i.e. 7 x 20 16 + 1 x 15 vector elements). When a 256 neuron SOM 21 was trained using these 127 element vectors equivalent 22 to the 'data overlap' used for configuration 4 (Fig. 23 23), the classification results did not improve, but 24 resulted in an additional 1% error compared to 25 26 simulations using the 99 element vectors, i.e. 27 classification error was 7% (see the summary error 28 table 1). 29 30 In addition, the eigenface data used in the above face 31 recognition were derived using Principal Component Analysis (PCA) which reduced the dimensionality of the 32 33 original pictures by transforming the original variables into a new set of variables (the principal 34 35 components) in a way that retains most of the variation present in the original data. The principal components 36

97

are ordered so that the first few dimensions retain 1 2 most of the variation present in all of the original variables. The data presented to the modular map array 3 maintained this order such that module 0 in a hierarchy 4 had the first few dimensions and the highest indexed 5 module on the lowest level had the last few dimensions 6 . 7 etc. While the error rates of modules on the lowest layer in a hierarchy do not show a monotonic increase 8 in error rate with increasing index, the general trend 9 10 shows that error rates increase as the PCA components show decreasing variance. 11 12 13 When combining Modular Maps in hierarchical configurations, the error rates at the output network 14 were less than those found for any modules at lower 15 levels in the hierarchy (see tables 2, 3 and 4). Both 16 classification and clustering improve moving up through 17 subsequent layers in a Modular Map hierarchy as though 18 higher layers in the hierarchy were performing some 19 higher level functionality. 20 21 22 Ground Anchorage Integrity Testing 23 24 The Ground Anchorage Integrity Testing System (GRANIT) 25 is being developed as a joint project between the 26 Universities of Aberdeen and Bradford in collaboration 27 with AMEC Civil Engineering Ltd. This work is built on 28 the research of Prof. A.A. Rodger and Prof. G.S. 29 Littlejohn into the effects of close proximity blasting 30 to rock bolt behaviour. 31 32 As part of this development process, field trials were 33 carried out at the Adlington site of AMEC Civil 34 Engineering Ltd. Two test ground anchorages were 35 installed by AMEC Civil Engineering Ltd for the purpose 36

WO 00/45333 PCT

1

98

of these trials. The analysis pertains to a single

PCT/GB00/00277

strand anchor which has a diameter of 15.2mm, a total 2 length of 10m and a bond length of 2m. The drilling 3 records for this anchorage show that the soil 4 composition was weathered sandstone between 5m and 5.8m 5 with strong sandstone between 5.8m and 9.95m. Using a 6 pneumatic impact device to apply an impulse vibration 7 was initiated within the anchorage system. 8 accelerometer affixed to the anchorage strand was then 9 used to detect vibrations within the system. 10 11 The accelerometer output was fed, via a charge 12 amplifier, to a notebook PC where the signals were 13 sampled at 40 kSamples/Sec by a National Instruments 14 DAO 700 data acquisition card controlled by the GRANIT 15 software developed at the University of Aberdeen. 16 software was developed using National Instruments 17 LabWindows/CVI and the C programming language. 18 intricacies of data sampling and signal pre-processing 19 are handled by the DAQ 700 software and Labwindows. 20 However, laboratory tests using known signals were 21 carried out to check that signals were being captured 22 and processed as expected and no problems were 23 identified. 24 25 Data was gathered for five pre-stress levels of the 26 ground anchorage system; four of these levels were 27 known to be 10kN, 20kN, 30kN and 40kN values, while the 28 fifth level was initially unknown and used as a blind 29 test to evaluate the potential predictive capacity of 30 the GRANIT system. After results of the data analysis 31 were presented to AMEC Civil Engineering the pre-stress 32 value of the anchorage when the blind data were 33 generated was revealed to be approximately 18 kN. 34 Fifty (50) waveforms containing 512 samples were taken 35 at each level. Throughout this evaluation process the 36

99

blind test data were used only as a check; they were 1 not taken into account when determining statistics of 2 the main data set etc. 3 4 The time domain signals generated by the ground 5 anchorage approximate a damped impulse response (see 6 7 Figs 24a to 24e) and the envelope of these signals 8 often provides an indication of the pre-stress level of the anchorage. Figs 24a to 24e show the average time 9 domain signals for the 10kN, 20kN, 30kN, 40kN and blind 10 tests respectively. However, the power spectra of 11 these signals provides a better insight into varying 12 pre-stress levels, and offers a significant compression 13 of the data by transforming the original 512 14 15 dimensional time domain signals into their frequency components which, in this instance, resulted in 64 16 components. A 5th order Butterworth low pass filter 17 with a threshold of 5kHz was used to remove unwanted 18 high frequency components. The power spectrum of these 19 signals provides the average frequency components over 20 the entire signal and shows that power spectra vary for 21 varying pre-stress levels in the ground anchorage. 22 23 Manual comparison of the power spectra can be difficult, but can be used to provide an approximation 24 of pre-stress levels (see Figs 25a to 25e). Figs 25a 25 to 25e show the average power spectrum for the 10kN, 26 27 20kN, 30kN, 40kN and blind tests respectively. 28 Analysis utilising wavelet transforms could be used to provide a more detailed time-frequency analysis but the 29 30 power spectra data offers considerable compression over the original input data and provided sufficient 31 information for this analysis. 32 33 34 35 Classification of Ground Anchorage Pre-Stress Levels

Using the Self-Organising Map

100

1 A 64 neuron SOM was trained using the 64 dimensional power spectra derived from response signals of the 2 ground anchorage generated at known pre-stress levels. 3 The activation map was then derived after training was 4 complete by feeding test data to the network and noting 5 which neuron was active for which class of data. 6 However, this labelling process can be time consuming 7 when carried out manually so a small utility program 8 was developed which takes the output from the network 9 and calculates the activation map automatically by 10 correlating the original class of inputs with the 11 resultant neuron activation. Once the activations on 12 the surface of the map had been determined, the blind 13 14 data set was fed to the SOM and the resultant activations were recorded and can be seen in Fig. 26. 15 All 50 samples gathered during the blind field test 16 caused the activation of neurons associated with the 17 18 20kN data class. 19 The grouping of activations (clustering) on the surface 20 of the SOM does not show a gradual transition from low 21 to high pre-stress levels moving across the surface of 22 the map (see Fig. 26). However, in most cases, there 23 is a clear distinction between activations for 24 25 different pre-stress levels, with very few neurons 26 being active for two or more pre-stress values. are regions of activation on the surface of the map 27 that can be assigned to known pre-stress values of the 28 anchorage but no individual pre-stress level has a 29 single distinctive cluster of activations. 30 several reasons for this, one of which is that data 31 sets were not as consistent as would have been desired, 32 especially the 30 and 40 kN cases. One factor that is 33 responsible for these inconsistencies is that the 34 35 impact applied to the anchorage varied slightly throughout the testing period. However, the activation 36

101

map created from this data (Fig. 26) shows that the 1 active neurons for the blind data set correspond to 2 neurons which were active for the 20kN data set. 3 Consequently, it can be stated that the closest 4 matching pre-stress value to the blind data set is 20 5 kN. 6 7 8 Classification of Ground Anchorage Pre-Stress Levels 9 Using Modular Maps 10 11 12 A simple Modular Map configuration was used with the ground anchorage data detailed above to show that 13 Modular Map hierarchies give improvements in 14 classification and clustering moving up the hierarchy. 15 A total of five modules were employed in a hierarchical 16 configuration as shown in Fig. 27. As the data 17 consisted of 64 dimensional vectors, each of the 18 original vectors were partitioned into four separate 19 vectors of 16 elements. The data were also scaled and 20 21 quantised to fulfil the input requirements of Modular Maps but, in order to keep the configuration as simple 22 as possible no attempts were made to create an optimal 23 solution to the ground anchorage integrity testing 24 25 problem and no data overlapping was used. 26 When the Modular Map system was trained on the same 27 power spectra data of ground anchorage response signals 28 as the SOM (see Figs 25a to 25e), the resultant 29 activation maps for modules at the base of the 30 hierarchy show poor classification and clustering of 31 32 the blind data set (see Figs 28 to 31). The unknown pre-stress value could not be determined correctly from 33 any individual one of these activation maps and, it is 34 also unlikely that it could be identified by manual 35 inspection of any combination of lower level maps. 36

However, all 50 samples of the blind test data set

1

102

caused the activation of neurons associated with the 2 20kN data on the output module of the hierarchy, as had 3 occurred with the SOM (see Fig. 32) showing that classification does indeed improve moving up through a 5 modular map hierarchy. 6 7 In addition, identification of each data class required 8 9 fewer neurons in the output module of the hierarchy than had been required for the SOM. Instead of the 10 three neurons that were active for the 20kN data on the 11 SOM (see Fig. 26). This class of data only resulted in 12 13 two active neurons for the Modular Map. As the Modular Map system had fewer active neurons for each data class 14 than did the SOM, there were 24 inactive neurons and, 15 consequently, a 40 neuron module could have been used 16 in place of the 64 neuron module. This effect was also 17 18 found to increase as the depth of hierarchy increases such that the disparity between the number of neurons 19 required by the SOM and the output module of a 20 hierarchy increases with increasing depth of hierarchy. 21 There are still similarities between the activations 22 formed by the SOM and Modular Map for this data, with 23 24 each class accounting for approximately the same 25 percentage of activations for both systems, suggesting that the essential features of the data have been 26 maintained. Overall the Modular Map also has fewer 27 28 clusters (regions of activation) per class, than does the SOM, thereby reducing the disjoint nature of 29 activation sets. For example, on the SOM the 30kN case 30 has three separate clusters and the 40 kN case has four 31 separate clusters but, the Modular Map has two and 32 three clusters for this data respectively. 33 34 35 The Modular Map approach to face recognition results in 36

WO 00/45333 PCT/GB00/00277_

103

a hierarchical modular architecture which utilises a 1 'data overlap' approach to data partitioning. 2 compared to the SOM solution for the face recognition 3 problem, Modular Maps offer better classification 4 results. This improvement in classification is 5 achieved because a modular architecture is used. 6 Modular Maps provide the basic building block for 7 modular architectures and can be combined both 8 laterally and hierarchically to good effect as has been 9 shown. 10 11 When hierarchical configurations of Modular Maps are 12 created the classification at the output layer offers 13 an improvement over that of the SOM because the 14 clusters of activations are more compact and better 15 defined for modular hierarchies. This clustering and 16 classification improves moving up through successive 17 layers in a modular hierarchy such that higher layers, 18 i.e. layers closer to the output, effectively perform 19 higher, or more complex, functionality. 20 21 Application solutions using a modular approach based on 22 the Modular Map will result in more neurons being used 23 than would be required for the standard SOM. However, 24 the RISC neurons used by Modular Maps require 25 considerably less resources than the more complex 26 neurons used by the SOM. The Modular Map approach is 27 also scaleable such that arbitrary sized networks can 28 be created whereas many factors impose limitations on 29 the size of monolithic neural networks. In addition, 30 as the number of neurons in a modular hierarchy 31 increases, so does the parallelism of the system such 32 that an increase in workload is met by an increase in 33 resources to do the work. Consequently, network 34 training time will be kept to a minimum and this will 35 be less than would be required by the equivalent SOM 36

104

solution, with the savings in training time for the 1 Modular Map increasing with increasing workload. 2 3 Modifications and improvements may be made to the 4 foregoing without departing from the scope of the 5 present invention. Although the above description 6 describes the preferred forms of the invention as 7 implemented in special hardware, the invention is not 8 limited to such forms. The modular map and 9 hierarchical structure can equally be implemented in 10 software, as by a software emulation of the circuits 11 described above. 12

Appendix A

Sample Activation Maps

The activation maps presented in this appendix were derived from the application of human face recognition detailed in chapter 7. This application had 27 separate classes, i.e. there were pictures of 27 humans. Each square on the activation map represents a single neuron. When a neuron has activations for a particular class, the class number is denoted. Where no class number is denoted the neuron is not associated with any class, i.e. it has no activations.

			4-	4=	4.5	44	46								
4			15	15	15	11	16	16						13	13
4	4		15			11	11	16					13	13	13
4	6	6				•	23	23	10	10			13		
4		6	6					23		10	10		12		21
	6	6		9	9	9		23	10		12		12	21	21
5		19	19			9			2	2		12			21
5	5	5		19	25		25		2					21	21
20	20					25		12	12	2	2	7	7	7	
1	18		18			15			12				7	26	
1	1	18		18	18	15		14	14		14			26	
27	27	1	1	18		15		14	14	14	14		26		19
27	27	18	18	16	16	11						26	26		19
20	22	22	22	16			11		17				26	19	24
20		22	3		11	11		17				8			24
		9		3				17	17	8		8	7	7	24
9	9	9		3	3	3	17	17			8	8	7		24

Figure A.1: Example activation map for a 256 neuron SOM trained on eigenface data

24			3				21		21			4	4		
			3	3				21			4	4			
						7		7			4				
26				11			7		7						6
	26		11		11		17	17			8				6
19	26	26		12		13	13		17			8		6	
19			14	12	13	13		17			8			6	6
		14	14			13		17		12					
		14	14						12		12	15			
	22	22	22					5	5	5	15	15			
								11		5		15			
1			25	27	27	27	27		11			2	20		
1			25	9			19	23			2	2	2	20	20
	1	1	18		9		19	23	23				2	20	
		18	18	18	9	9		16		23	10	10			
	18		18					16	16		10	10	10		

Figure A.2: Example activation map for a Modular Map Hierarchy (Configuration 4) trained on eigenface data

INTERNATIONAL SEARCH REPORT

International Application No PCT/GB 00/00277

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G06N3/063

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 G06N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, IBM-TDB, INSPEC, COMPENDEX

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 557 997 A (HITACHI LTD) 1 September 1993 (1993-09-01)	1,2,5,7, 10-14, 17,19
Y	column 5, line 13 -column 16, line 38; figures 1-22	3,4,6,8, 18,20,21
Y	EP 0 718 757 A (MOTOROLA INC) 26 June 1996 (1996-06-26) abstract column 1, line 49 -column 2, line 18 -/	3,4,6

X Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
Special categories of cited documents: Advacument defining the general state of the art which is not considered to be of particular refevance E earlier document but published on or after the international filling date L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) O document referring to an oral disclosure, use, exhibition or other means P document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents; such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report
26 June 2000	30/06/2000
Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Schenkels, P

INTERNATIONAL SEARCH REPORT

Internutional Application No _____
PCT/GB 00/00277

		PC1/GB 00/002//					
C.(Continu	(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT						
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.					
Υ	BOTROS N M ET AL: "HARDWARE IMPLEMENTATION OF AN ARTIFICIAL NEURAL NETWORK USING FIELDPROGRAMMABLE GATE ARRAYS (FPGA'S)" IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS,US,IEEE INC. NEW YORK, vol. 41, no. 6, 1 December 1994 (1994-12-01), pages 665-667, XP000506435 ISSN: 0278-0046 abstract	8,18					
Υ	EP 0 694 852 A (PAILLET GUY ;IBM (US)) 31 January 1996 (1996-01-31) page 6, line 50 - line 59 page 11, line 20 - line 43	20,21					
A	YASUNAGA M ET AL: "A SELF-LEARNING DIGITAL NEURAL NETWORK USING WAFER-SCALE LSI" IEEE JOURNAL OF SOLID-STATE CIRCUITS, US, IEEE INC. NEW YORK, vol. 28, no. 2, 1 February 1993 (1993-02-01), pages 106-113, XP000338332 ISSN: 0018-9200 page 108, left-hand column, line 23 -page 113, left-hand column, line 28; figures 3-10	1,20					

INTERNATIONAL SEARCH REPORT

Interredonal Application No
PCT/GB 00/00277

Patent document cited in search report			Publication date
EP 0557997 A	01-09-1993	JP 5242065 A	21-09-1993
EP 0718757 A	26-06-1996	US 5598362 A JP 8234962 A	28-01-1997 13-09-1996
EP 0694852 A	31-01-1996	CA 2149478 A JP 8069445 A KR 164943 B US 5621863 A	29-01-1996 12-03-1996 15-01-1999 15-04-1997

NIXON PEABODY LLP



101 Federal Stre t Boston, Massachusetts 02110

Page 1 of 4

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I nereby declare that: My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed at 201) below or an original, first and joint inventor (if plural names are listed at 201-208 below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.

	"Neural Processing Element for Use in a Neural Network"
which is de	scribed and claimed in.
	the specification attached hereto.
23	the specification in PCT Application Serial Number PCT/GB00/00277, filed on 1 February 2000, and

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a). I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign/PCT Applications and Any Priority Claims Under 35 U.S.C. §119:						
Application No.	Filing Date	Country	Priority Claimed under 35 U.S.C. §119?			
9902115.6	1 February 1999	United Kingdom	MYES ONO			
			DYES DNO			
			DYES DNO			
			DYES DNO			

I hereby claim the benefit under 35 U S C. §120 of any United States application(s) or PCT international application(s) designating the United States of America that is/are listed below, and, insofar as the subject matter of each of the claims of this application is not disclosed in that/those prior application(s) in the manner provided by the first paragraph of 35 U S.C. §112, I acknowledge the duty to disclose material information as defined in 37 CFR §1 56(a) which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application:

U.S. Apr	under 35 U. olications		tatus (Check	One)
Serial No.	U.S. Filing Date	Patented	Pending	Abandoned
plications Desi	gnating the U.S.			
Filing Date	U.S. Serial No. Assigned			
1 February 2000			X	
	Serial No. plications Desi Filing Date 1 February	U.S. Applications Serial No. U.S. Filing Date plications Designating the U.S. Filing U.S. Serial No.	U.S. Applications Serial No. U.S. Filing Date Patented pplications Designating the U.S. Filing U.S. Serial No.	U.S. Applications Status (Check Serial No. U.S. Filing Date Patented Pending pplications Designating the U.S. Filing U.S. Serial No.

CLAIM FOR BENEFIT OF PRIOR U.S. PROVISIONAL APPLICATION(S) (35 U.S.C. §119(a))

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below:

Applicant	Provisional Application Number	Filing Date

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) with full powers of association, substitution and revocation to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Ronald I. Eisenstein	(Reg No. 30,028)	David S. Resnick	(Reg. No. <u>34.333)</u>	Michael L Goldman	(Reg No 30 727)
Nicole L.M. Valtz	(Reg No. 47,120)	Georgia Evans	(Reg. No. <u>34.333)</u>	Lida A Dolak	(Reg No 30 491)
William T. French	(Reg No. 10,297)	Gunnar G. Leinberg	(Reg. No. <u>33.334)</u>	Edwin V Merkel	(Reg No 40 037)
Insent Noro	(Res No 32 163)				

SEND CORRESPONDENCE TO:	DIRECT TELEPHONE CALLS TO:
David S Resnick	
NIXON PEABODY LLP	David S. Resnick
101 Federal Street	(617) 345-6057
Boston, Massachusetts 02110	

	FULL NAME	LAST NAME	FIRST NAME	MIDDLE NAME
	OF INVENTOR	LIGHTOWLER	HEIL	-
2	RESIDENCE &	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
1	CITIZENSHIP	ABERDEEN	UNITED KINGDOM	A BRITISH SUBJECT
	POST OFFICE	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY AND ZIP CODE
	ADDRESS	Davidson House, Aberdeen Science & Technology Park, Campus 1, Bridge of Don ABERDEEN	GBX	UNITED KINGDOM AB22 8GT

	FULL NAME OF INVENTOR	LAST NAME	FIRST NAME	MIDDLE NAME
2 0 2	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY AND ZIP CODE

	FULL NAME OF INVENTOR	LAST NAME	FIRST NAME	MIDDLE NAME
2 0 3	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY AND ZIP CODE

I hereby further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and furth r, that these statements were made with the knowledge

that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Signature of Inventor 201	Date: X 24th July 2001
Signature of Inventor 202	Date:
Signature of Inventor.203	Date: